Blame view

emetteur/SX1276Lib/registers/sx1276Regs-LoRa.h 19.5 KB
64abd45d   rcavalie   arrangements fich...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
  /*
   / _____)             _              | |
  ( (____  _____ ____ _| |_ _____  ____| |__
   \____ \| ___ |    (_   _) ___ |/ ___)  _ \
   _____) ) ____| | | || |_| ____( (___| | | |
  (______/|_____)_|_|_| \__)_____)\____)_| |_|
      (C) 2014 Semtech
  
  Description: SX1276 LoRa modem registers and bits definitions
  
  License: Revised BSD License, see LICENSE.TXT file include in the project
  
  Maintainer: Miguel Luis and Gregory Cristian
  */
  #ifndef __SX1276_REGS_LORA_H__
  #define __SX1276_REGS_LORA_H__
  
  /*!
   * ============================================================================
   * SX1276 Internal registers Address
   * ============================================================================
   */
  #define REG_LR_FIFO                                 0x00 
  // Common settings
  #define REG_LR_OPMODE                               0x01 
  #define REG_LR_FRFMSB                               0x06 
  #define REG_LR_FRFMID                               0x07
  #define REG_LR_FRFLSB                               0x08 
  // Tx settings
  #define REG_LR_PACONFIG                             0x09 
  #define REG_LR_PARAMP                               0x0A 
  #define REG_LR_OCP                                  0x0B 
  // Rx settings
  #define REG_LR_LNA                                  0x0C 
  // LoRa registers
  #define REG_LR_FIFOADDRPTR                          0x0D 
  #define REG_LR_FIFOTXBASEADDR                       0x0E 
  #define REG_LR_FIFORXBASEADDR                       0x0F 
  #define REG_LR_FIFORXCURRENTADDR                    0x10 
  #define REG_LR_IRQFLAGSMASK                         0x11 
  #define REG_LR_IRQFLAGS                             0x12 
  #define REG_LR_RXNBBYTES                            0x13 
  #define REG_LR_RXHEADERCNTVALUEMSB                  0x14 
  #define REG_LR_RXHEADERCNTVALUELSB                  0x15 
  #define REG_LR_RXPACKETCNTVALUEMSB                  0x16 
  #define REG_LR_RXPACKETCNTVALUELSB                  0x17 
  #define REG_LR_MODEMSTAT                            0x18 
  #define REG_LR_PKTSNRVALUE                          0x19 
  #define REG_LR_PKTRSSIVALUE                         0x1A 
  #define REG_LR_RSSIVALUE                            0x1B 
  #define REG_LR_HOPCHANNEL                           0x1C 
  #define REG_LR_MODEMCONFIG1                         0x1D 
  #define REG_LR_MODEMCONFIG2                         0x1E 
  #define REG_LR_SYMBTIMEOUTLSB                       0x1F 
  #define REG_LR_PREAMBLEMSB                          0x20 
  #define REG_LR_PREAMBLELSB                          0x21 
  #define REG_LR_PAYLOADLENGTH                        0x22 
  #define REG_LR_PAYLOADMAXLENGTH                     0x23 
  #define REG_LR_HOPPERIOD                            0x24 
  #define REG_LR_FIFORXBYTEADDR                       0x25
  #define REG_LR_MODEMCONFIG3                         0x26
  #define REG_LR_FEIMSB                               0x28
  #define REG_LR_FEIMID                               0x29
  #define REG_LR_FEILSB                               0x2A
  #define REG_LR_RSSIWIDEBAND                         0x2C
  #define REG_LR_TEST2F                               0x2F
  #define REG_LR_TEST30                               0x30
  #define REG_LR_DETECTOPTIMIZE                       0x31
  #define REG_LR_INVERTIQ                             0x33
  #define REG_LR_TEST36                               0x36
  #define REG_LR_DETECTIONTHRESHOLD                   0x37
  #define REG_LR_SYNCWORD                             0x39
  #define REG_LR_TEST3A                               0x3A
  #define REG_LR_INVERTIQ2                            0x3B
  
  // end of documented register in datasheet
  // I/O settings
  #define REG_LR_DIOMAPPING1                          0x40
  #define REG_LR_DIOMAPPING2                          0x41
  // Version
  #define REG_LR_VERSION                              0x42
  // Additional settings
  #define REG_LR_PLLHOP                               0x44
  #define REG_LR_TCXO                                 0x4B
  #define REG_LR_PADAC                                0x4D
  #define REG_LR_FORMERTEMP                           0x5B
  #define REG_LR_BITRATEFRAC                          0x5D
  #define REG_LR_AGCREF                               0x61
  #define REG_LR_AGCTHRESH1                           0x62
  #define REG_LR_AGCTHRESH2                           0x63
  #define REG_LR_AGCTHRESH3                           0x64
  #define REG_LR_PLL                                  0x70
  
  /*!
   * ============================================================================
   * SX1276 LoRa bits control definition
   * ============================================================================
   */
  
  /*!
   * RegFifo
   */
  
  /*!
   * RegOpMode
   */
  #define RFLR_OPMODE_LONGRANGEMODE_MASK              0x7F 
  #define RFLR_OPMODE_LONGRANGEMODE_OFF               0x00 // Default
  #define RFLR_OPMODE_LONGRANGEMODE_ON                0x80 
  
  #define RFLR_OPMODE_ACCESSSHAREDREG_MASK            0xBF 
  #define RFLR_OPMODE_ACCESSSHAREDREG_ENABLE          0x40 
  #define RFLR_OPMODE_ACCESSSHAREDREG_DISABLE         0x00 // Default
  
  #define RFLR_OPMODE_FREQMODE_ACCESS_MASK            0xF7
  #define RFLR_OPMODE_FREQMODE_ACCESS_LF              0x08 // Default
  #define RFLR_OPMODE_FREQMODE_ACCESS_HF              0x00 
  
  #define RFLR_OPMODE_MASK                            0xF8 
  #define RFLR_OPMODE_SLEEP                           0x00 
  #define RFLR_OPMODE_STANDBY                         0x01 // Default
  #define RFLR_OPMODE_SYNTHESIZER_TX                  0x02 
  #define RFLR_OPMODE_TRANSMITTER                     0x03 
  #define RFLR_OPMODE_SYNTHESIZER_RX                  0x04 
  #define RFLR_OPMODE_RECEIVER                        0x05 
  // LoRa specific modes
  #define RFLR_OPMODE_RECEIVER_SINGLE                 0x06 
  #define RFLR_OPMODE_CAD                             0x07 
  
  /*!
   * RegFrf (MHz)
   */
  #define RFLR_FRFMSB_434_MHZ                         0x6C // Default
  #define RFLR_FRFMID_434_MHZ                         0x80 // Default
  #define RFLR_FRFLSB_434_MHZ                         0x00 // Default
  
  /*!
   * RegPaConfig
   */
  #define RFLR_PACONFIG_PASELECT_MASK                 0x7F 
  #define RFLR_PACONFIG_PASELECT_PABOOST              0x80 
  #define RFLR_PACONFIG_PASELECT_RFO                  0x00 // Default
  
  #define RFLR_PACONFIG_MAX_POWER_MASK                0x8F
  
  #define RFLR_PACONFIG_OUTPUTPOWER_MASK              0xF0 
   
  /*!
   * RegPaRamp
   */
  #define RFLR_PARAMP_TXBANDFORCE_MASK                0xEF 
  #define RFLR_PARAMP_TXBANDFORCE_BAND_SEL            0x10 
  #define RFLR_PARAMP_TXBANDFORCE_AUTO                0x00 // Default
  
  #define RFLR_PARAMP_MASK                            0xF0 
  #define RFLR_PARAMP_3400_US                         0x00 
  #define RFLR_PARAMP_2000_US                         0x01 
  #define RFLR_PARAMP_1000_US                         0x02
  #define RFLR_PARAMP_0500_US                         0x03 
  #define RFLR_PARAMP_0250_US                         0x04 
  #define RFLR_PARAMP_0125_US                         0x05 
  #define RFLR_PARAMP_0100_US                         0x06 
  #define RFLR_PARAMP_0062_US                         0x07 
  #define RFLR_PARAMP_0050_US                         0x08 
  #define RFLR_PARAMP_0040_US                         0x09 // Default
  #define RFLR_PARAMP_0031_US                         0x0A 
  #define RFLR_PARAMP_0025_US                         0x0B 
  #define RFLR_PARAMP_0020_US                         0x0C 
  #define RFLR_PARAMP_0015_US                         0x0D 
  #define RFLR_PARAMP_0012_US                         0x0E 
  #define RFLR_PARAMP_0010_US                         0x0F 
  
  /*!
   * RegOcp
   */
  #define RFLR_OCP_MASK                               0xDF 
  #define RFLR_OCP_ON                                 0x20 // Default
  #define RFLR_OCP_OFF                                0x00   
  
  #define RFLR_OCP_TRIM_MASK                          0xE0
  #define RFLR_OCP_TRIM_045_MA                        0x00
  #define RFLR_OCP_TRIM_050_MA                        0x01   
  #define RFLR_OCP_TRIM_055_MA                        0x02 
  #define RFLR_OCP_TRIM_060_MA                        0x03 
  #define RFLR_OCP_TRIM_065_MA                        0x04 
  #define RFLR_OCP_TRIM_070_MA                        0x05 
  #define RFLR_OCP_TRIM_075_MA                        0x06 
  #define RFLR_OCP_TRIM_080_MA                        0x07  
  #define RFLR_OCP_TRIM_085_MA                        0x08
  #define RFLR_OCP_TRIM_090_MA                        0x09 
  #define RFLR_OCP_TRIM_095_MA                        0x0A 
  #define RFLR_OCP_TRIM_100_MA                        0x0B  // Default
  #define RFLR_OCP_TRIM_105_MA                        0x0C 
  #define RFLR_OCP_TRIM_110_MA                        0x0D 
  #define RFLR_OCP_TRIM_115_MA                        0x0E 
  #define RFLR_OCP_TRIM_120_MA                        0x0F 
  #define RFLR_OCP_TRIM_130_MA                        0x10
  #define RFLR_OCP_TRIM_140_MA                        0x11   
  #define RFLR_OCP_TRIM_150_MA                        0x12 
  #define RFLR_OCP_TRIM_160_MA                        0x13 
  #define RFLR_OCP_TRIM_170_MA                        0x14 
  #define RFLR_OCP_TRIM_180_MA                        0x15 
  #define RFLR_OCP_TRIM_190_MA                        0x16 
  #define RFLR_OCP_TRIM_200_MA                        0x17  
  #define RFLR_OCP_TRIM_210_MA                        0x18
  #define RFLR_OCP_TRIM_220_MA                        0x19 
  #define RFLR_OCP_TRIM_230_MA                        0x1A 
  #define RFLR_OCP_TRIM_240_MA                        0x1B
  
  /*!
   * RegLna
   */
  #define RFLR_LNA_GAIN_MASK                          0x1F 
  #define RFLR_LNA_GAIN_G1                            0x20 // Default
  #define RFLR_LNA_GAIN_G2                            0x40 
  #define RFLR_LNA_GAIN_G3                            0x60 
  #define RFLR_LNA_GAIN_G4                            0x80 
  #define RFLR_LNA_GAIN_G5                            0xA0 
  #define RFLR_LNA_GAIN_G6                            0xC0 
  
  #define RFLR_LNA_BOOST_LF_MASK                      0xE7 
  #define RFLR_LNA_BOOST_LF_DEFAULT                   0x00 // Default
  
  #define RFLR_LNA_BOOST_HF_MASK                      0xFC 
  #define RFLR_LNA_BOOST_HF_OFF                       0x00 // Default
  #define RFLR_LNA_BOOST_HF_ON                        0x03 
  
  /*!
   * RegFifoAddrPtr
   */
  #define RFLR_FIFOADDRPTR                            0x00 // Default
  
  /*!
   * RegFifoTxBaseAddr
   */
  #define RFLR_FIFOTXBASEADDR                         0x80 // Default
  
  /*!
   * RegFifoTxBaseAddr
   */
  #define RFLR_FIFORXBASEADDR                         0x00 // Default
  
  /*!
   * RegFifoRxCurrentAddr (Read Only)
   */
  
  /*!
   * RegIrqFlagsMask
   */
  #define RFLR_IRQFLAGS_RXTIMEOUT_MASK                0x80 
  #define RFLR_IRQFLAGS_RXDONE_MASK                   0x40 
  #define RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK          0x20 
  #define RFLR_IRQFLAGS_VALIDHEADER_MASK              0x10 
  #define RFLR_IRQFLAGS_TXDONE_MASK                   0x08 
  #define RFLR_IRQFLAGS_CADDONE_MASK                  0x04 
  #define RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL_MASK       0x02 
  #define RFLR_IRQFLAGS_CADDETECTED_MASK              0x01 
  
  /*!
   * RegIrqFlags
   */
  #define RFLR_IRQFLAGS_RXTIMEOUT                     0x80 
  #define RFLR_IRQFLAGS_RXDONE                        0x40 
  #define RFLR_IRQFLAGS_PAYLOADCRCERROR               0x20 
  #define RFLR_IRQFLAGS_VALIDHEADER                   0x10 
  #define RFLR_IRQFLAGS_TXDONE                        0x08 
  #define RFLR_IRQFLAGS_CADDONE                       0x04 
  #define RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL            0x02 
  #define RFLR_IRQFLAGS_CADDETECTED                   0x01 
  
  /*!
   * RegFifoRxNbBytes (Read Only)
   */
  
  /*!
   * RegRxHeaderCntValueMsb (Read Only)
   */
  
  /*!
   * RegRxHeaderCntValueLsb (Read Only)
   */
  
  /*!
   * RegRxPacketCntValueMsb (Read Only)
   */
  
  /*!
   * RegRxPacketCntValueLsb (Read Only)
   */
  
  /*!
   * RegModemStat (Read Only)
   */
  #define RFLR_MODEMSTAT_RX_CR_MASK                   0x1F 
  #define RFLR_MODEMSTAT_MODEM_STATUS_MASK            0xE0 
   
  /*!
   * RegPktSnrValue (Read Only)
   */
  
  /*!
   * RegPktRssiValue (Read Only)
   */
  
  /*!
   * RegRssiValue (Read Only)
   */
  
  /*!
   * RegHopChannel (Read Only)
   */
  #define RFLR_HOPCHANNEL_PLL_LOCK_TIMEOUT_MASK       0x7F 
  #define RFLR_HOPCHANNEL_PLL_LOCK_FAIL               0x80 
  #define RFLR_HOPCHANNEL_PLL_LOCK_SUCCEED            0x00 // Default
                                                      
  #define RFLR_HOPCHANNEL_CRCONPAYLOAD_MASK           0xBF
  #define RFLR_HOPCHANNEL_CRCONPAYLOAD_ON             0x40
  #define RFLR_HOPCHANNEL_CRCONPAYLOAD_OFF            0x00 // Default
  
  #define RFLR_HOPCHANNEL_CHANNEL_MASK                0x3F 
  
  /*!
   * RegModemConfig1
   */
  #define RFLR_MODEMCONFIG1_BW_MASK                   0x0F 
  #define RFLR_MODEMCONFIG1_BW_7_81_KHZ               0x00 
  #define RFLR_MODEMCONFIG1_BW_10_41_KHZ              0x10 
  #define RFLR_MODEMCONFIG1_BW_15_62_KHZ              0x20 
  #define RFLR_MODEMCONFIG1_BW_20_83_KHZ              0x30 
  #define RFLR_MODEMCONFIG1_BW_31_25_KHZ              0x40 
  #define RFLR_MODEMCONFIG1_BW_41_66_KHZ              0x50 
  #define RFLR_MODEMCONFIG1_BW_62_50_KHZ              0x60 
  #define RFLR_MODEMCONFIG1_BW_125_KHZ                0x70 // Default
  #define RFLR_MODEMCONFIG1_BW_250_KHZ                0x80 
  #define RFLR_MODEMCONFIG1_BW_500_KHZ                0x90 
                                                      
  #define RFLR_MODEMCONFIG1_CODINGRATE_MASK           0xF1 
  #define RFLR_MODEMCONFIG1_CODINGRATE_4_5            0x02
  #define RFLR_MODEMCONFIG1_CODINGRATE_4_6            0x04 // Default
  #define RFLR_MODEMCONFIG1_CODINGRATE_4_7            0x06 
  #define RFLR_MODEMCONFIG1_CODINGRATE_4_8            0x08 
                                                      
  #define RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK       0xFE 
  #define RFLR_MODEMCONFIG1_IMPLICITHEADER_ON         0x01 
  #define RFLR_MODEMCONFIG1_IMPLICITHEADER_OFF        0x00 // Default
  
  /*!
   * RegModemConfig2
   */
  #define RFLR_MODEMCONFIG2_SF_MASK                   0x0F 
  #define RFLR_MODEMCONFIG2_SF_6                      0x60 
  #define RFLR_MODEMCONFIG2_SF_7                      0x70 // Default
  #define RFLR_MODEMCONFIG2_SF_8                      0x80 
  #define RFLR_MODEMCONFIG2_SF_9                      0x90 
  #define RFLR_MODEMCONFIG2_SF_10                     0xA0 
  #define RFLR_MODEMCONFIG2_SF_11                     0xB0 
  #define RFLR_MODEMCONFIG2_SF_12                     0xC0 
  
  #define RFLR_MODEMCONFIG2_TXCONTINUOUSMODE_MASK     0xF7 
  #define RFLR_MODEMCONFIG2_TXCONTINUOUSMODE_ON       0x08 
  #define RFLR_MODEMCONFIG2_TXCONTINUOUSMODE_OFF      0x00 
  
  #define RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK         0xFB 
  #define RFLR_MODEMCONFIG2_RXPAYLOADCRC_ON           0x04 
  #define RFLR_MODEMCONFIG2_RXPAYLOADCRC_OFF          0x00 // Default
   
  #define RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK       0xFC 
  #define RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB            0x00 // Default
  
  /*!
   * RegSymbTimeoutLsb
   */
  #define RFLR_SYMBTIMEOUTLSB_SYMBTIMEOUT             0x64 // Default
  
  /*!
   * RegPreambleLengthMsb
   */
  #define RFLR_PREAMBLELENGTHMSB                      0x00 // Default
  
  /*!
   * RegPreambleLengthLsb
   */
  #define RFLR_PREAMBLELENGTHLSB                      0x08 // Default
  
  /*!
   * RegPayloadLength
   */
  #define RFLR_PAYLOADLENGTH                          0x0E // Default
  
  /*!
   * RegPayloadMaxLength
   */
  #define RFLR_PAYLOADMAXLENGTH                       0xFF // Default
  
  /*!
   * RegHopPeriod
   */
  #define RFLR_HOPPERIOD_FREQFOPPINGPERIOD            0x00 // Default
  
  /*!
   * RegFifoRxByteAddr (Read Only)
   */
  
  /*!
   * RegModemConfig3
   */
  #define RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK  0xF7 
  #define RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_ON    0x08 
  #define RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_OFF   0x00 // Default
  
  #define RFLR_MODEMCONFIG3_AGCAUTO_MASK              0xFB 
  #define RFLR_MODEMCONFIG3_AGCAUTO_ON                0x04 // Default 
  #define RFLR_MODEMCONFIG3_AGCAUTO_OFF               0x00 
  
  /*!
   * RegFeiMsb (Read Only)
   */
  
  /*!
   * RegFeiMid (Read Only)
   */
  
  /*!
   * RegFeiLsb (Read Only)
   */
  
  /*!
   * RegRssiWideband (Read Only)
   */
  
  /*!
   * RegDetectOptimize
   */
  #define RFLR_DETECTIONOPTIMIZE_MASK                 0xF8
  #define RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12          0x03 // Default
  #define RFLR_DETECTIONOPTIMIZE_SF6                  0x05
  
  /*!
   * RegInvertIQ
   */
  #define RFLR_INVERTIQ_RX_MASK                       0xBF
  #define RFLR_INVERTIQ_RX_OFF                        0x00
  #define RFLR_INVERTIQ_RX_ON                         0x40
  #define RFLR_INVERTIQ_TX_MASK                       0xFE
  #define RFLR_INVERTIQ_TX_OFF                        0x01
  #define RFLR_INVERTIQ_TX_ON                         0x00
  
  /*!
   * RegDetectionThreshold
   */
  #define RFLR_DETECTIONTHRESH_SF7_TO_SF12            0x0A // Default
  #define RFLR_DETECTIONTHRESH_SF6                    0x0C
  
  /*!
   * RegInvertIQ2
   */
  #define RFLR_INVERTIQ2_ON                           0x19
  #define RFLR_INVERTIQ2_OFF                          0x1D
  
  /*!
   * RegDioMapping1
   */
  #define RFLR_DIOMAPPING1_DIO0_MASK                  0x3F
  #define RFLR_DIOMAPPING1_DIO0_00                    0x00  // Default
  #define RFLR_DIOMAPPING1_DIO0_01                    0x40
  #define RFLR_DIOMAPPING1_DIO0_10                    0x80
  #define RFLR_DIOMAPPING1_DIO0_11                    0xC0
  
  #define RFLR_DIOMAPPING1_DIO1_MASK                  0xCF
  #define RFLR_DIOMAPPING1_DIO1_00                    0x00  // Default
  #define RFLR_DIOMAPPING1_DIO1_01                    0x10
  #define RFLR_DIOMAPPING1_DIO1_10                    0x20
  #define RFLR_DIOMAPPING1_DIO1_11                    0x30
  
  #define RFLR_DIOMAPPING1_DIO2_MASK                  0xF3
  #define RFLR_DIOMAPPING1_DIO2_00                    0x00  // Default
  #define RFLR_DIOMAPPING1_DIO2_01                    0x04
  #define RFLR_DIOMAPPING1_DIO2_10                    0x08
  #define RFLR_DIOMAPPING1_DIO2_11                    0x0C
  
  #define RFLR_DIOMAPPING1_DIO3_MASK                  0xFC
  #define RFLR_DIOMAPPING1_DIO3_00                    0x00  // Default
  #define RFLR_DIOMAPPING1_DIO3_01                    0x01
  #define RFLR_DIOMAPPING1_DIO3_10                    0x02
  #define RFLR_DIOMAPPING1_DIO3_11                    0x03
  
  /*!
   * RegDioMapping2
   */
  #define RFLR_DIOMAPPING2_DIO4_MASK                  0x3F
  #define RFLR_DIOMAPPING2_DIO4_00                    0x00  // Default
  #define RFLR_DIOMAPPING2_DIO4_01                    0x40
  #define RFLR_DIOMAPPING2_DIO4_10                    0x80
  #define RFLR_DIOMAPPING2_DIO4_11                    0xC0
  
  #define RFLR_DIOMAPPING2_DIO5_MASK                  0xCF
  #define RFLR_DIOMAPPING2_DIO5_00                    0x00  // Default
  #define RFLR_DIOMAPPING2_DIO5_01                    0x10
  #define RFLR_DIOMAPPING2_DIO5_10                    0x20
  #define RFLR_DIOMAPPING2_DIO5_11                    0x30
  
  #define RFLR_DIOMAPPING2_MAP_MASK                   0xFE
  #define RFLR_DIOMAPPING2_MAP_PREAMBLEDETECT         0x01
  #define RFLR_DIOMAPPING2_MAP_RSSI                   0x00  // Default
  
  /*!
   * RegVersion (Read Only)
   */
  
  /*!
   * RegPllHop
   */
  #define RFLR_PLLHOP_FASTHOP_MASK                    0x7F
  #define RFLR_PLLHOP_FASTHOP_ON                      0x80
  #define RFLR_PLLHOP_FASTHOP_OFF                     0x00 // Default
  
  /*!
   * RegTcxo
   */
  #define RFLR_TCXO_TCXOINPUT_MASK                    0xEF
  #define RFLR_TCXO_TCXOINPUT_ON                      0x10
  #define RFLR_TCXO_TCXOINPUT_OFF                     0x00  // Default
  
  /*!
   * RegPaDac
   */
  #define RFLR_PADAC_20DBM_MASK                       0xF8
  #define RFLR_PADAC_20DBM_ON                         0x07
  #define RFLR_PADAC_20DBM_OFF                        0x04  // Default
  
  /*!
   * RegFormerTemp
   */
  
  /*!
   * RegBitrateFrac
   */
  #define RF_BITRATEFRAC_MASK                         0xF0
  
  /*!
   * RegAgcRef
   */
  
  /*!
   * RegAgcThresh1
   */
  
  /*!
   * RegAgcThresh2
   */
  
  /*!
   * RegAgcThresh3
   */
  
  /*!
   * RegPll
   */
  #define RF_PLL_BANDWIDTH_MASK                       0x3F
  #define RF_PLL_BANDWIDTH_75                         0x00
  #define RF_PLL_BANDWIDTH_150                        0x40
  #define RF_PLL_BANDWIDTH_225                        0x80
  #define RF_PLL_BANDWIDTH_300                        0xC0  // Default
  
  #endif // __SX1276_REGS_LORA_H__