Blame view

RIOT/cpu/sam0_common/include/periph_cpu_common.h 4.13 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
  /*
   * Copyright (C) 2016 Freie Universitรคt Berlin
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup         cpu_sam0_common
   * @{
   *
   * @file
   * @brief           Common CPU specific definitions for all SAMx21 based CPUs
   *
   * @author          Hauke Petersen <hauke.peterse@fu-berlin.de>
   */
  
  #ifndef CPU_PERIPH_COMMON_H
  #define CPU_PERIPH_COMMON_H
  
  #include "cpu.h"
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**
   * @brief   Length of the CPU_ID in octets
   */
  #define CPUID_LEN           (16U)
  
  /**
   * @brief   Use shared SPI functions
   * @{
   */
  #define PERIPH_SPI_NEEDS_TRANSFER_BYTES
  #define PERIPH_SPI_NEEDS_TRANSFER_REG
  #define PERIPH_SPI_NEEDS_TRANSFER_REGS
  /** @} */
  
  /**
   * @brief   Override GPIO type
   * @{
   */
  #define HAVE_GPIO_T
  typedef uint32_t gpio_t;
  /** @} */
  
  /**
   * @brief   Definition of a fitting UNDEF value
   */
  #define GPIO_UNDEF          (0xffffffff)
  
  /**
   * @brief   Macro for accessing GPIO pins
   * @{
   */
  #define GPIO_PIN(x, y)      (((gpio_t)(&PORT->Group[x])) | y)
  
  #ifndef DOXYGEN
  /**
   * @brief   Override active flank configuration values
   * @{
   */
  #define HAVE_GPIO_FLANK_T
  typedef enum {
      GPIO_FALLING = 2,       /**< emit interrupt on falling flank */
      GPIO_RISING = 1,        /**< emit interrupt on rising flank */
      GPIO_BOTH = 3           /**< emit interrupt on both flanks */
  } gpio_flank_t;
  /** @} */
  #endif /* ndef DOXYGEN */
  
  /**
   * @brief   Available MUX values for configuring a pin's alternate function
   */
  typedef enum {
      GPIO_MUX_A = 0x0,       /**< select peripheral function A */
      GPIO_MUX_B = 0x1,       /**< select peripheral function B */
      GPIO_MUX_C = 0x2,       /**< select peripheral function C */
      GPIO_MUX_D = 0x3,       /**< select peripheral function D */
      GPIO_MUX_E = 0x4,       /**< select peripheral function E */
      GPIO_MUX_F = 0x5,       /**< select peripheral function F */
      GPIO_MUX_G = 0x6,       /**< select peripheral function G */
      GPIO_MUX_H = 0x7,       /**< select peripheral function H */
  } gpio_mux_t;
  
  /**
   * @brief   Available values for SERCOM UART RX pad selection
   */
  typedef enum {
      UART_PAD_RX_0 = 0x0,    /**< use pad 0 for RX line */
      UART_PAD_RX_1 = 0x1,    /**< select pad 1 */
      UART_PAD_RX_2 = 0x2,    /**< select pad 2 */
      UART_PAD_RX_3 = 0x3,    /**< select pad 3 */
  } uart_rxpad_t;
  
  /**
   * @brief   Available values for SERCOM UART TX pad selection
   */
  typedef enum {
      UART_PAD_TX_0             = 0x0,    /**< select pad 0 */
      UART_PAD_TX_2             = 0x1,    /**< select pad 2 */
      UART_PAD_TX_0_RTS_2_CTS_3 = 0x2,    /**< TX is pad 0, on top RTS on pad 2
                                           *   and CTS on pad 3 */
  } uart_txpad_t;
  
  /**
   * @brief   Available values for SERCOM SPI MISO pad selection
   */
  typedef enum {
      SPI_PAD_MISO_0 = 0x0,       /**< use pad 0 for MISO line */
      SPI_PAD_MISO_1 = 0x1,       /**< use pad 0 for MISO line */
      SPI_PAD_MISO_2 = 0x2,       /**< use pad 0 for MISO line */
      SPI_PAD_MISO_3 = 0x3,       /**< use pad 0 for MISO line */
  } spi_misopad_t;
  
  /**
   * @brief   Available values for SERCOM SPI MOSI and SCK pad selection
   */
  typedef enum {
      SPI_PAD_MOSI_0_SCK_1 = 0x0, /**< use pad 0 for MOSI, pad 1 for SCK */
      SPI_PAD_MOSI_2_SCK_3 = 0x1, /**< use pad 2 for MOSI, pad 3 for SCK */
      SPI_PAD_MOSI_3_SCK_1 = 0x2, /**< use pad 3 for MOSI, pad 1 for SCK */
      SPI_PAD_MOSI_0_SCK_3 = 0x3, /**< use pad 0 for MOSI, pad 3 for SCK */
  } spi_mosipad_t;
  
  /**
   * @brief   Possible selections for SERCOM SPI clock mode (inspired by Arduino)
   */
  typedef enum
  {
      SERCOM_SPI_MODE_0 = 0,      // CPOL : 0  | CPHA : 0
      SERCOM_SPI_MODE_1 = 1,      // CPOL : 0  | CPHA : 1
      SERCOM_SPI_MODE_2 = 2,      // CPOL : 1  | CPHA : 0
      SERCOM_SPI_MODE_3 = 3,      // CPOL : 1  | CPHA : 1
  } sercom_spi_clockmode_t;
  
  /**
   * @brief   Set up alternate function (PMUX setting) for a PORT pin
   *
   * @param[in] pin   Pin to set the multiplexing for
   * @param[in] mux   Mux value
   */
  void gpio_init_mux(gpio_t pin, gpio_mux_t mux);
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* CPU_PERIPH_COMMON_H */
  /** @} */