CD4CEB.EDN
7.06 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
(edif (rename cd4ceb "CD4CEB")
(edifVersion 2 0 0)
(edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written
(timeStamp 2004 4 13 17 35 18)
(author "Synplicity, Inc.")
(program "Synplify" (version "7.3.5, Build 222R"))
)
)
(library VIRTEX
(edifLevel 0)
(technology (numberDefinition ))
(cell LUT4_L (cellType GENERIC)
(view PRIM (viewType NETLIST)
(interface
(port I0 (direction INPUT))
(port I1 (direction INPUT))
(port I2 (direction INPUT))
(port I3 (direction INPUT))
(port LO (direction OUTPUT))
)
)
)
(cell LUT4 (cellType GENERIC)
(view PRIM (viewType NETLIST)
(interface
(port I0 (direction INPUT))
(port I1 (direction INPUT))
(port I2 (direction INPUT))
(port I3 (direction INPUT))
(port O (direction OUTPUT))
)
)
)
(cell LUT3_L (cellType GENERIC)
(view PRIM (viewType NETLIST)
(interface
(port I0 (direction INPUT))
(port I1 (direction INPUT))
(port I2 (direction INPUT))
(port LO (direction OUTPUT))
)
)
)
(cell LUT2 (cellType GENERIC)
(view PRIM (viewType NETLIST)
(interface
(port I0 (direction INPUT))
(port I1 (direction INPUT))
(port O (direction OUTPUT))
)
)
)
)
(library UNILIB
(edifLevel 0)
(technology (numberDefinition ))
(cell FDCE (cellType GENERIC)
(view PRIM (viewType NETLIST)
(interface
(port Q (direction OUTPUT))
(port D (direction INPUT))
(port C (direction INPUT)
)
(port CLR (direction INPUT))
(port CE (direction INPUT))
)
)
)
)
(library work
(edifLevel 0)
(technology (numberDefinition ))
(cell (rename cd4ceb "CD4CEB") (cellType GENERIC)
(view behav (viewType NETLIST)
(interface
(port (array (rename q "Q(3:0)") 4) (direction OUTPUT))
(port CE (direction INPUT)
)
(port C (direction INPUT)
)
(port CLR (direction INPUT)
)
(port CEO (direction OUTPUT))
(port TC (direction OUTPUT))
)
(contents
(instance (rename y_3_1_a2_3 "y_3_1_a2[3]") (viewRef PRIM (cellRef LUT4_L (libraryRef VIRTEX)))
(property init (string "0180"))
)
(instance (rename y_3_1_a2_2 "y_3_1_a2[2]") (viewRef PRIM (cellRef LUT4_L (libraryRef VIRTEX)))
(property init (string "0078"))
)
(instance (rename y_3_1_a2_1 "y_3_1_a2[1]") (viewRef PRIM (cellRef LUT3_L (libraryRef VIRTEX)))
(property init (string "06"))
)
(instance (rename y_3_1_a2_0 "y_3_1_a2[0]") (viewRef PRIM (cellRef LUT4_L (libraryRef VIRTEX)))
(property init (string "0155"))
)
(instance (rename QZ0Z_0 "Q[0]") (viewRef PRIM (cellRef FDCE (libraryRef UNILIB)))
)
(instance (rename QZ0Z_1 "Q[1]") (viewRef PRIM (cellRef FDCE (libraryRef UNILIB)))
)
(instance (rename QZ0Z_2 "Q[2]") (viewRef PRIM (cellRef FDCE (libraryRef UNILIB)))
)
(instance (rename QZ0Z_3 "Q[3]") (viewRef PRIM (cellRef FDCE (libraryRef UNILIB)))
)
(instance CEO_0_a2 (viewRef PRIM (cellRef LUT2 (libraryRef VIRTEX)))
(property init (string "8"))
)
(instance TC_0_a2 (viewRef PRIM (cellRef LUT4 (libraryRef VIRTEX)))
(property init (string "0200"))
)
(net (rename ce "CE") (joined
(portRef CE)
(portRef I0 (instanceRef CEO_0_a2))
(portRef CE (instanceRef QZ0Z_3))
(portRef CE (instanceRef QZ0Z_2))
(portRef CE (instanceRef QZ0Z_1))
(portRef CE (instanceRef QZ0Z_0))
))
(net (rename c "C") (joined
(portRef C)
(portRef C (instanceRef QZ0Z_3))
(portRef C (instanceRef QZ0Z_2))
(portRef C (instanceRef QZ0Z_1))
(portRef C (instanceRef QZ0Z_0))
))
(net (rename clr "CLR") (joined
(portRef CLR)
(portRef CLR (instanceRef QZ0Z_3))
(portRef CLR (instanceRef QZ0Z_2))
(portRef CLR (instanceRef QZ0Z_1))
(portRef CLR (instanceRef QZ0Z_0))
))
(net (rename q_0 "Q(0)") (joined
(portRef Q (instanceRef QZ0Z_0))
(portRef I0 (instanceRef TC_0_a2))
(portRef I0 (instanceRef y_3_1_a2_0))
(portRef I0 (instanceRef y_3_1_a2_1))
(portRef I0 (instanceRef y_3_1_a2_2))
(portRef I0 (instanceRef y_3_1_a2_3))
(portRef (member q 3))
))
(net (rename q_1 "Q(1)") (joined
(portRef Q (instanceRef QZ0Z_1))
(portRef I1 (instanceRef TC_0_a2))
(portRef I1 (instanceRef y_3_1_a2_0))
(portRef I1 (instanceRef y_3_1_a2_1))
(portRef I1 (instanceRef y_3_1_a2_2))
(portRef I1 (instanceRef y_3_1_a2_3))
(portRef (member q 2))
))
(net (rename q_2 "Q(2)") (joined
(portRef Q (instanceRef QZ0Z_2))
(portRef I2 (instanceRef TC_0_a2))
(portRef I2 (instanceRef y_3_1_a2_0))
(portRef I2 (instanceRef y_3_1_a2_2))
(portRef I2 (instanceRef y_3_1_a2_3))
(portRef (member q 1))
))
(net (rename q_3 "Q(3)") (joined
(portRef Q (instanceRef QZ0Z_3))
(portRef I3 (instanceRef TC_0_a2))
(portRef I3 (instanceRef y_3_1_a2_0))
(portRef I2 (instanceRef y_3_1_a2_1))
(portRef I3 (instanceRef y_3_1_a2_2))
(portRef I3 (instanceRef y_3_1_a2_3))
(portRef (member q 0))
))
(net (rename ceo "CEO") (joined
(portRef O (instanceRef CEO_0_a2))
(portRef CEO)
))
(net (rename tc "TC") (joined
(portRef O (instanceRef TC_0_a2))
(portRef I1 (instanceRef CEO_0_a2))
(portRef TC)
))
(net (rename y_3_3 "y_3(3)") (joined
(portRef LO (instanceRef y_3_1_a2_3))
(portRef D (instanceRef QZ0Z_3))
))
(net (rename y_3_2 "y_3(2)") (joined
(portRef LO (instanceRef y_3_1_a2_2))
(portRef D (instanceRef QZ0Z_2))
))
(net (rename y_3_1 "y_3(1)") (joined
(portRef LO (instanceRef y_3_1_a2_1))
(portRef D (instanceRef QZ0Z_1))
))
(net (rename y_3_0 "y_3(0)") (joined
(portRef LO (instanceRef y_3_1_a2_0))
(portRef D (instanceRef QZ0Z_0))
))
)
)
)
)
(design (rename cd4ceb "CD4CEB") (cellRef cd4ceb (libraryRef work))
(property PART (string "xc3s400pq208-4") (owner "Xilinx")))
)