Blame view

fpga/FPGA_projet/ProjectOutputs/Default - All Constraints/Configurable_U4.VHD 1.27 KB
ebafc595   csaad   mise à jour fichi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
  --------------------------------------------------------------------------------

  LIBRARY IEEE;

  USE IEEE.Std_Logic_1164.all;

  USE IEEE.Std_Logic_arith.all;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ENTITY Configurable_U4 IS

    PORT(

        A    : IN std_logic_vector(7 downto 0) :=(OTHERS => 'U');

        B    : IN std_logic_vector(7 downto 0) :=(OTHERS => 'U');

        LT   : OUT std_logic := '0'

    );

  END Configurable_U4;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ARCHITECTURE structure OF Configurable_U4 IS

  --------------------------------------------------------------------------------

  SIGNAL SA : std_logic_vector(7 downto 0);

  SIGNAL SB : std_logic_vector(7 downto 0);

  --------------------------------------------------------------------------------

  BEGIN

      SA <= A;

      SB <= B;

      PROCESS(SA, SB)

      BEGIN

          IF (SA < SB) THEN

              LT <= '1';

          ELSE

              LT <= '0';

          END IF;

      END PROCESS;

  END structure;

  --------------------------------------------------------------------------------