jsenella / 2017_TD2_projet5_veilleuse_connectee

Blame view

fpga/FPGA_projet/Project Logs for FPGA_projet/essai1 SCH ECO 5-9-2017 12-10-39 PM.LOG 330 Bytes
Edit Raw Normal View History
ac06c25b   csaad   ajout du travail ... 
1
2
3
4
5
 
  Change Component Designator: Old Designator=U? New Designator=U1

  Change Component Designator: Old Designator=U? New Designator=U2

  Change Component Designator: Old Designator=U? New Designator=U3

  Change Component Designator: Old Designator=U? New Designator=U4

  Change Component Designator: Old Designator=U? New Designator=U5