system.c
18.2 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
/**************************************************************************//**
* @file
* @brief CMSIS Cortex-M3 Device Peripheral Access Layer Source File
* for the NXP LPC17xx Device Series
* @version V1.09
* @date 09. November 2013
*
* @note Integrated, adopted, and renamed for RIOT by Oliver Hahm.
*
* Copyright (C) 2009 ARM Limited. All rights reserved.
* Copyright (C) 2013 Oliver Hahm <oliver.hahm@inria.fr>
*
* @par
* ARM Limited (ARM) is supplying this software for use with Cortex-M
* processor based microcontrollers. This file can be freely distributed
* within development tools that are supporting such ARM based processors.
*
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*
******************************************************************************/
#include "vendor/LPC17xx.h"
/*--------------------- Clock Configuration ----------------------------------
*
* <e> Clock Configuration
* <h> System Controls and Status Register (SCS)
* <o1.4> OSCRANGE: Main Oscillator Range Select
* <0=> 1 MHz to 20 MHz
* <1=> 15 MHz to 24 MHz
* <e1.5> OSCEN: Main Oscillator Enable
* </e>
* </h>
*
* <h> Clock Source Select Register (CLKSRCSEL)
* <o2.0..1> CLKSRC: PLL Clock Source Selection
* <0=> Internal RC oscillator
* <1=> Main oscillator
* <2=> RTC oscillator
* </h>
*
* <e3> PLL0 Configuration (Main PLL)
* <h> PLL0 Configuration Register (PLL0CFG)
* <i> F_cco0 = (2 * M * F_in) / N
* <i> F_in must be in the range of 32 kHz to 50 MHz
* <i> F_cco0 must be in the range of 275 MHz to 550 MHz
* <o4.0..14> MSEL: PLL Multiplier Selection
* <6-32768><#-1>
* <i> M Value
* <o4.16..23> NSEL: PLL Divider Selection
* <1-256><#-1>
* <i> N Value
* </h>
* </e>
*
* <e5> PLL1 Configuration (USB PLL)
* <h> PLL1 Configuration Register (PLL1CFG)
* <i> F_usb = M * F_osc or F_usb = F_cco1 / (2 * P)
* <i> F_cco1 = F_osc * M * 2 * P
* <i> F_cco1 must be in the range of 156 MHz to 320 MHz
* <o6.0..4> MSEL: PLL Multiplier Selection
* <1-32><#-1>
* <i> M Value (for USB maximum value is 4)
* <o6.5..6> PSEL: PLL Divider Selection
* <0=> 1
* <1=> 2
* <2=> 4
* <3=> 8
* <i> P Value
* </h>
* </e>
*
* <h> CPU Clock Configuration Register (CCLKCFG)
* <o7.0..7> CCLKSEL: Divide Value for CPU Clock from PLL0
* <1-256><#-1>
* </h>
*
* <h> USB Clock Configuration Register (USBCLKCFG)
* <o8.0..3> USBSEL: Divide Value for USB Clock from PLL0
* <0-15>
* <i> Divide is USBSEL + 1
* </h>
*
* <h> Peripheral Clock Selection Register 0 (PCLKSEL0)
* <o9.0..1> PCLK_WDT: Peripheral Clock Selection for WDT
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.2..3> PCLK_TIMER0: Peripheral Clock Selection for TIMER0
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.4..5> PCLK_TIMER1: Peripheral Clock Selection for TIMER1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.6..7> PCLK_UART0: Peripheral Clock Selection for UART0
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.8..9> PCLK_UART1: Peripheral Clock Selection for UART1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.12..13> PCLK_PWM1: Peripheral Clock Selection for PWM1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.14..15> PCLK_I2C0: Peripheral Clock Selection for I2C0
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.16..17> PCLK_SPI: Peripheral Clock Selection for SPI
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.20..21> PCLK_SSP1: Peripheral Clock Selection for SSP1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.22..23> PCLK_DAC: Peripheral Clock Selection for DAC
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.24..25> PCLK_ADC: Peripheral Clock Selection for ADC
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o9.26..27> PCLK_CAN1: Peripheral Clock Selection for CAN1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 6
* <o9.28..29> PCLK_CAN2: Peripheral Clock Selection for CAN2
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 6
* <o9.30..31> PCLK_ACF: Peripheral Clock Selection for ACF
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 6
* </h>
*
* <h> Peripheral Clock Selection Register 1 (PCLKSEL1)
* <o10.0..1> PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.2..3> PCLK_GPIO: Peripheral Clock Selection for GPIOs
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.4..5> PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.6..7> PCLK_I2C1: Peripheral Clock Selection for I2C1
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.10..11> PCLK_SSP0: Peripheral Clock Selection for SSP0
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.12..13> PCLK_TIMER2: Peripheral Clock Selection for TIMER2
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.14..15> PCLK_TIMER3: Peripheral Clock Selection for TIMER3
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.16..17> PCLK_UART2: Peripheral Clock Selection for UART2
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.18..19> PCLK_UART3: Peripheral Clock Selection for UART3
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.20..21> PCLK_I2C2: Peripheral Clock Selection for I2C2
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.22..23> PCLK_I2S: Peripheral Clock Selection for I2S
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.26..27> PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.28..29> PCLK_SYSCON: Peripheral Clock Selection for the System Control Block
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* <o10.30..31> PCLK_MC: Peripheral Clock Selection for the Motor Control PWM
* <0=> Pclk = Cclk / 4
* <1=> Pclk = Cclk
* <2=> Pclk = Cclk / 2
* <3=> Pclk = Hclk / 8
* </h>
*
* <h> Power Control for Peripherals Register (PCONP)
* <o11.1> PCTIM0: Timer/Counter 0 power/clock enable
* <o11.2> PCTIM1: Timer/Counter 1 power/clock enable
* <o11.3> PCUART0: UART 0 power/clock enable
* <o11.4> PCUART1: UART 1 power/clock enable
* <o11.6> PCPWM1: PWM 1 power/clock enable
* <o11.7> PCI2C0: I2C interface 0 power/clock enable
* <o11.8> PCSPI: SPI interface power/clock enable
* <o11.9> PCRTC: RTC power/clock enable
* <o11.10> PCSSP1: SSP interface 1 power/clock enable
* <o11.12> PCAD: A/D converter power/clock enable
* <o11.13> PCCAN1: CAN controller 1 power/clock enable
* <o11.14> PCCAN2: CAN controller 2 power/clock enable
* <o11.15> PCGPIO: GPIOs power/clock enable
* <o11.16> PCRIT: Repetitive interrupt timer power/clock enable
* <o11.17> PCMC: Motor control PWM power/clock enable
* <o11.18> PCQEI: Quadrature encoder interface power/clock enable
* <o11.19> PCI2C1: I2C interface 1 power/clock enable
* <o11.21> PCSSP0: SSP interface 0 power/clock enable
* <o11.22> PCTIM2: Timer 2 power/clock enable
* <o11.23> PCTIM3: Timer 3 power/clock enable
* <o11.24> PCUART2: UART 2 power/clock enable
* <o11.25> PCUART3: UART 3 power/clock enable
* <o11.26> PCI2C2: I2C interface 2 power/clock enable
* <o11.27> PCI2S: I2S interface power/clock enable
* <o11.29> PCGPDMA: GP DMA function power/clock enable
* <o11.30> PCENET: Ethernet block power/clock enable
* <o11.31> PCUSB: USB interface power/clock enable
* </h>
*
* <h> Clock Output Configuration Register (CLKOUTCFG)
* <o12.0..3> CLKOUTSEL: Selects clock source for CLKOUT
* <0=> CPU clock
* <1=> Main oscillator
* <2=> Internal RC oscillator
* <3=> USB clock
* <4=> RTC oscillator
* <o12.4..7> CLKOUTDIV: Selects clock divider for CLKOUT
* <1-16><#-1>
* <o12.8> CLKOUT_EN: CLKOUT enable control
* </h>
*
* </e>
*/
#define CLOCK_SETUP 1
#define SCS_Val 0x00000020
#define CLKSRCSEL_Val 0x00000001
#define PLL0_SETUP 1
#define PLL0CFG_Val 0x00050063
#define PLL1_SETUP 1
#define PLL1CFG_Val 0x00000023
#define CCLKCFG_Val 0x00000003
#define USBCLKCFG_Val 0x00000000
#define PCLKSEL0_Val 0x00000000
#define PCLKSEL1_Val 0x00000000
#define PCONP_Val 0x042887DE
#define CLKOUTCFG_Val 0x00000000
/* --------------------- Flash Accelerator Configuration ----------------------
*
* <e> Flash Accelerator Configuration
* <o1.12..15> FLASHTIM: Flash Access Time
* <0=> 1 CPU clock (for CPU clock up to 20 MHz)
* <1=> 2 CPU clocks (for CPU clock up to 40 MHz)
* <2=> 3 CPU clocks (for CPU clock up to 60 MHz)
* <3=> 4 CPU clocks (for CPU clock up to 80 MHz)
* <4=> 5 CPU clocks (for CPU clock up to 100 MHz)
* <5=> 6 CPU clocks (for any CPU clock)
* </e>
*/
#define FLASH_SETUP 1
#define FLASHCFG_Val 0x00004000
/*
* -------- <<< end of configuration section >>> ------------------------------
*/
/*
* Check the register settings
*/
#define CHECK_RANGE(val, min, max) ((val < min) || (val > max))
#define CHECK_RSVD(val, mask) (val & mask)
/* Clock Configuration */
#if (CHECK_RSVD((SCS_Val), ~0x00000030))
#error "SCS: Invalid values of reserved bits!"
#endif
#if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2))
#error "CLKSRCSEL: Value out of range!"
#endif
#if (CHECK_RSVD((PLL0CFG_Val), ~0x00FF7FFF))
#error "PLL0CFG: Invalid values of reserved bits!"
#endif
#if (CHECK_RSVD((PLL1CFG_Val), ~0x0000007F))
#error "PLL1CFG: Invalid values of reserved bits!"
#endif
#if (PLL0_SETUP) /* if PLL0 is used */
#if (CCLKCFG_Val < 2) /* CCLKSEL must be greater then 1 */
#error "CCLKCFG: CCLKSEL must be greater then 1 if PLL0 is used!"
#endif
#endif
#if (CHECK_RANGE((CCLKCFG_Val), 2, 255))
#error "CCLKCFG: Value out of range!"
#endif
#if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F))
#error "USBCLKCFG: Invalid values of reserved bits!"
#endif
#if (CHECK_RSVD((PCLKSEL0_Val), 0x000C0C00))
#error "PCLKSEL0: Invalid values of reserved bits!"
#endif
#if (CHECK_RSVD((PCLKSEL1_Val), 0x03000300))
#error "PCLKSEL1: Invalid values of reserved bits!"
#endif
#if (CHECK_RSVD((PCONP_Val), 0x10100821))
#error "PCONP: Invalid values of reserved bits!"
#endif
#if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))
#error "CLKOUTCFG: Invalid values of reserved bits!"
#endif
/* Flash Accelerator Configuration */
#if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F000))
#error "FLASHCFG: Invalid values of reserved bits!"
#endif
/*
* DEFINES
*/
/*
* Define clocks
*/
#define XTAL (12000000UL) /* Oscillator frequency */
#define OSC_CLK ( XTAL) /* Main oscillator frequency */
#define RTC_CLK ( 32000UL) /* RTC oscillator frequency */
#define IRC_OSC ( 4000000UL) /* Internal RC oscillator frequency */
/* F_cco0 = (2 * M * F_in) / N */
#define M (((PLL0CFG_Val ) & 0x7FFF) + 1)
#define N (((PLL0CFG_Val >> 16) & 0x00FF) + 1)
#define FCCO(F_IN) ((2ULL * M * F_IN) / N)
#define CCLK_DIV (((CCLKCFG_Val ) & 0x00FF) + 1)
/* Determine core clock frequency according to settings */
#if (PLL0_SETUP)
#if ((CLKSRCSEL_Val & 0x03) == 1)
#define CORE_CLK (FCCO(OSC_CLK) / CCLK_DIV)
#elif ((CLKSRCSEL_Val & 0x03) == 2)
#define CORE_CLK (FCCO(RTC_CLK) / CCLK_DIV)
#else
#define CORE_CLK (FCCO(IRC_OSC) / CCLK_DIV)
#endif
#else
#if ((CLKSRCSEL_Val & 0x03) == 1)
#define CORE_CLK (OSC_CLK / CCLK_DIV)
#elif ((CLKSRCSEL_Val & 0x03) == 2)
#define CORE_CLK (RTC_CLK / CCLK_DIV)
#else
#define CORE_CLK (IRC_OSC / CCLK_DIV)
#endif
#endif
/**
* Initialize the system
*
* @brief Setup the microcontroller system.
* Initialize the System. */
void SystemInit(void)
{
#if (CLOCK_SETUP) /* Clock Setup */
LPC_SC->SCS = SCS_Val;
if (SCS_Val & (1 << 5)) { /* If Main Oscillator is enabled */
while ((LPC_SC->SCS & (1 << 6)) == 0); /* Wait for Oscillator to be ready */
}
LPC_SC->CCLKCFG = CCLKCFG_Val; /* Setup Clock Divider */
LPC_SC->PCLKSEL0 = PCLKSEL0_Val; /* Peripheral Clock Selection */
LPC_SC->PCLKSEL1 = PCLKSEL1_Val;
LPC_SC->CLKSRCSEL = CLKSRCSEL_Val; /* Select Clock Source for PLL0 */
#if (PLL0_SETUP)
LPC_SC->PLL0CFG = PLL0CFG_Val; /* configure PLL0 */
LPC_SC->PLL0FEED = 0xAA;
LPC_SC->PLL0FEED = 0x55;
LPC_SC->PLL0CON = 0x01; /* PLL0 Enable */
LPC_SC->PLL0FEED = 0xAA;
LPC_SC->PLL0FEED = 0x55;
while (!(LPC_SC->PLL0STAT & (1 << 26))); /* Wait for PLOCK0 */
LPC_SC->PLL0CON = 0x03; /* PLL0 Enable & Connect */
LPC_SC->PLL0FEED = 0xAA;
LPC_SC->PLL0FEED = 0x55;
while (!(LPC_SC->PLL0STAT & ((1 << 25) | (1 << 24)))); /* Wait for PLLC0_STAT & PLLE0_STAT */
#endif
#if (PLL1_SETUP)
LPC_SC->PLL1CFG = PLL1CFG_Val;
LPC_SC->PLL1FEED = 0xAA;
LPC_SC->PLL1FEED = 0x55;
LPC_SC->PLL1CON = 0x01; /* PLL1 Enable */
LPC_SC->PLL1FEED = 0xAA;
LPC_SC->PLL1FEED = 0x55;
while (!(LPC_SC->PLL1STAT & (1 << 10))); /* Wait for PLOCK1 */
LPC_SC->PLL1CON = 0x03; /* PLL1 Enable & Connect */
LPC_SC->PLL1FEED = 0xAA;
LPC_SC->PLL1FEED = 0x55;
while (!(LPC_SC->PLL1STAT & ((1 << 9) | (1 << 8)))); /* Wait for PLLC1_STAT & PLLE1_STAT */
#else
LPC_SC->USBCLKCFG = USBCLKCFG_Val; /* Setup USB Clock Divider */
#endif
LPC_SC->PCONP = PCONP_Val; /* Power Control for Peripherals */
LPC_SC->CLKOUTCFG = CLKOUTCFG_Val; /* Clock Output Configuration */
#endif
#if (FLASH_SETUP == 1) /* Flash Accelerator Setup */
LPC_SC->FLASHCFG = (LPC_SC->FLASHCFG & ~0x0000F000) | FLASHCFG_Val;
#endif
}