fb11e647
 vrobic
reseau statique a...
|
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/*
* Copyright (C) 2016 Freie Universitรคt Berlin
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup cpu_stm32f1
* @{
*
* @file
* @brief Low-level flash page driver implementation
*
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
*
* @}
*/
#include "cpu.h"
#include "assert.h"
#include "periph/flashpage.h"
#define ENABLE_DEBUG (0)
#include "debug.h"
void flashpage_write(int page, void *data)
{
assert(page < FLASHPAGE_NUMOF);
uint16_t *page_addr = flashpage_addr(page);
uint16_t *data_addr = (uint16_t *)data;
uint32_t hsi_state = (RCC->CR & RCC_CR_HSION);
/* the internal RC oscillator (HSI) must be enabled */
RCC->CR |= (RCC_CR_HSION);
while (!(RCC->CR & RCC_CR_HSIRDY)) {}
/* unlock the flash module */
DEBUG("[flashpage] unlocking the flash module\n");
if (FLASH->CR & FLASH_CR_LOCK) {
FLASH->KEYR = FLASH_KEY1;
FLASH->KEYR = FLASH_KEY2;
}
/* ERASE sequence */
/* make sure no flash operation is ongoing */
DEBUG("[flashpage] erase: waiting for any operation to finish\n");
while (FLASH->SR & FLASH_SR_BSY) {}
/* set page erase bit and program page address */
DEBUG("[flashpage] erase: setting the erase bit and page address\n");
FLASH->CR |= FLASH_CR_PER;
FLASH->AR = (uint32_t)flashpage_addr(page);
DEBUG("address to erase: %p\n", flashpage_addr(page));
/* trigger the page erase and wait for it to be finished */
DEBUG("[flashpage] erase: trigger the page erase\n");
FLASH->CR |= FLASH_CR_STRT;
DEBUG("[flashpage] erase: wait as long as device is busy\n");
while (FLASH->SR & FLASH_SR_BSY) {}
/* reset PER bit */
DEBUG("[flashpage] erase: resetting the page erase bit\n");
FLASH->CR &= ~(FLASH_CR_PER);
/* WRITE sequence */
if (data != NULL) {
DEBUG("[flashpage] write: now writing the data\n");
/* set PG bit and program page to flash */
FLASH->CR |= FLASH_CR_PG;
for (unsigned i = 0; i < (FLASHPAGE_SIZE / 2); i++) {
*page_addr++ = data_addr[i];
while (FLASH->SR & FLASH_SR_BSY) {}
}
/* clear program bit again */
FLASH->CR &= ~(FLASH_CR_PG);
DEBUG("[flashpage] write: done writing data\n");
}
/* finally, lock the flash module again */
DEBUG("flashpage] now locking the flash module again\n");
FLASH->CR |= FLASH_CR_LOCK;
/* restore the HSI state */
if (hsi_state) {
RCC->CR &= ~(RCC_CR_HSION);
while (RCC->CR & RCC_CR_HSIRDY) {}
}
}
|