Blame view

RIOT/cpu/cc26x0/include/cc26x0_ccfg.h 2.11 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
  /*
   * Copyright (C) 2016 Leon George
   *
   * This file is subject to the terms and conditions of the GNU Lesser General
   * Public License v2.1. See the file LICENSE in the top level directory for more
   * details.
   */
  /**
   * @ingroup         cpu_cc26x0_definitions
   * @{
   *
   * @file
   * @brief           CC26x0 CCFG register definitions
   */
  
  #ifndef CC26x0_CCFG_H
  #define CC26x0_CCFG_H
  
  #include <cc26x0.h>
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /** @ingroup cpu_specific_peripheral_memory_map
   * @{
   */
  #define CCFG_BASE                           0x50003000 /**<  base address of CCFG memory */
  /*@}*/
  
  /* TODO not present in datasheet but explained in cc26x0ware-lds */
  #define CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM   0x00000004 /**< CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM */
  
  /**
   * CCFG registers
   */
  typedef struct {
      reg32_t EXT_LF_CLK; /**< extern LF clock config */
      reg32_t MODE_CONF_1; /**< mode config 1 */
      reg32_t SIZE_AND_DIS_FLAGS; /**< CCFG size and disable flags */
      reg32_t MODE_CONF; /**< mmode config 0 */
      reg32_t VOLT_LOAD_0; /**< voltage load 0 */
      reg32_t VOLT_LOAD_1; /**< voltage load 1 */
      reg32_t RTC_OFFSET; /**< RTC offset */
      reg32_t FREQ_OFFSET; /**< frequency offset */
      reg32_t IEEE_MAC_0; /**< IEEE MAC address 0 */
      reg32_t IEEE_MAC_1; /**< IEEE MAC address 1 */
      reg32_t IEEE_BLE_0; /**< IEEE BLE address 0 */
      reg32_t IEEE_BLE_1; /**< IEEE BLE address 1 */
      reg32_t BL_CONFIG; /**< bootloader config */
      reg32_t ERASE_CONF; /**< erase config */
      reg32_t CCFG_TI_OPTIONS; /**< TI options */
      reg32_t CCFG_TAP_DAP_0; /**< test access points enable 0 */
      reg32_t CCFG_TAP_DAP_1; /**< test access points enable 1 */
      reg32_t IMAGE_VALID_CONF; /**< image valid */
      reg32_t CCFG_PROT_31_0; /**< protect sectors 0-31 */
      reg32_t CCFG_PROT_63_32; /**< protect sectors 32-63 */
      reg32_t CCFG_PROT_95_64; /**< protect sectors 64-95 */
      reg32_t CCFG_PROT_127_96; /**< protect sectors 96-127 */
  } ccfg_regs_t;
  
  #define CCFG ((ccfg_regs_t *) (CCFG_BASE + 0xFA8)) /**< CCFG register bank */
  
  #ifdef __cplusplus
  } /* end extern "C" */
  #endif
  
  #endif /* CC26x0_CCFG_H */
  
  /*@}*/