Blame view

RIOT/cpu/kw2x/cpu.c 2.28 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
  /*
   * Copyright (C) 2014 Freie Universitรคt Berlin
   * Copyright (C) 2014 PHYTEC Messtechnik GmbH
   *
   * This file is subject to the terms and conditions of the GNU Lesser General
   * Public License v2.1. See the file LICENSE in the top level directory for more
   * details.
   */
  
  /**
   * @ingroup     cpu_kw2x
   * @{
   *
   * @file
   * @brief       Implementation of the KW2xD CPU initialization
   *
   * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
   * @author      Johann Fischer <j.fischer@phytec.de>
   * @}
   */
  
  #include <stdint.h>
  #include "cpu.h"
  #include "mcg.h"
  #include "cpu_conf.h"
  
  #define FLASH_BASE          (0x00000000)
  
  static void cpu_clock_init(void);
  
  /**
   * @brief Initialize the CPU, set IRQ priorities
   */
  void cpu_init(void)
  {
      /* initialize the Cortex-M core */
      cortexm_init();
      /* initialize the clock system */
      cpu_clock_init();
  }
  
  static inline void modem_clock_init(void)
  {
      /* Use the CLK_OUT of the modem as the clock source. */
  
      /* Enable GPIO clock gates */
      KW2XDRF_PORT_CLKEN();
      KW2XDRF_CLK_CTRL_CLKEN();
  
      /* Modem RST_B is connected to PTB19 and can be used to reset the modem. */
      KW2XDRF_PORT_DEV->PCR[KW2XDRF_RST_PIN] = PORT_PCR_MUX(1);
      BITBAND_REG32(KW2XDRF_GPIO->PDDR, KW2XDRF_RST_PIN) = 1;
      KW2XDRF_GPIO->PCOR = (1 << KW2XDRF_RST_PIN);
  
      /* Modem GPIO5 is connected to PTC0 and can be used to select CLK_OUT frequency, */
      /* set PTC0 high for CLK_OUT=32.787kHz and low for CLK_OUT=4MHz. */
      KW2XDRF_CLK_CTRL_PORT_DEV->PCR[KW2XDRF_CLK_CTRL_PIN] = PORT_PCR_MUX(1);
      BITBAND_REG32(KW2XDRF_CLK_CTRL_GPIO->PDDR, KW2XDRF_CLK_CTRL_PIN) = 1;
      KW2XDRF_CLK_CTRL_GPIO->PCOR = (1 << KW2XDRF_CLK_CTRL_PIN);
  
      /* Modem IRQ_B is connected to PTB3, modem interrupt request to the MCU. */
      KW2XDRF_PORT_DEV->PCR[KW2XDRF_IRQ_PIN] = PORT_PCR_MUX(1);
      BITBAND_REG32(KW2XDRF_GPIO->PDDR, KW2XDRF_IRQ_PIN) = 0;
  
      /* release the reset */
      KW2XDRF_GPIO->PSOR = (1 << KW2XDRF_RST_PIN);
  
      /* wait for modem IRQ_B interrupt request */
      while (KW2XDRF_GPIO->PDIR & (1 << KW2XDRF_IRQ_PIN));
  }
  
  /**
   * @brief Configure the controllers clock system
   */
  static void cpu_clock_init(void)
  {
      /* setup system prescalers */
      SIM->CLKDIV1 = (uint32_t)SIM_CLKDIV1_OUTDIV4(1);
  
      modem_clock_init();
      kinetis_mcg_set_mode(KINETIS_MCG_PEE);
  }