Blame view

RIOT/cpu/atmega_common/include/atmega_regs_common.h 2.99 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
  /*
   * Copyright (C) 2016 Freie Universitรคt Berlin
   *               2016 INRIA
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup     cpu_atmega_common
   * @{
   *
   * @file
   * @brief       CMSIS style register definitions for the atmega family
   *
   * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
   * @author      Francisco Acosta <francisco.acosta@inria.fr>
   */
  
  #ifndef ATMEGA_REGS_COMMON_H
  #define ATMEGA_REGS_COMMON_H
  
  #include <avr/io.h>
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**
   * @brief   Register types
   * @{
   */
  #define REG8                    volatile uint8_t
  #define REG16                   volatile uint16_t
  /** @} */
  
  /**
   * @brief   Timer register map
   */
  typedef struct {
      REG8    CRA;            /**< control A */
      REG8    CRB;            /**< control B */
      REG8    CRC;            /**< control C */
      REG8    reserved;       /**< reserved */
      REG16   CNT;            /**< counter */
      REG16   ICR;            /**< input capture */
      REG16   OCR[3];         /**< output compare */
  } mega_timer_t;
  
  /**
   * @brief   UART register map
   */
  typedef struct {
      REG8    CSRA;               /**< control and status register A */
      REG8    CSRB;               /**< control and status register B */
      REG8    CSRC;               /**< control and status register C */
      REG8    reserved;           /**< reserved */
      REG16   BRR;                /**< baud rate register */
      REG8    DR;                 /**< data register */
  } mega_uart_t;
  
  /**
   * @brief    Timer register definitions and instances
   * @{
   */
  #if defined(TCCR1A)
  #define MEGA_TIMER1_BASE        (uint16_t *)(&TCCR1A)
  #define MEGA_TIMER1             ((mega_timer_t *)MEGA_TIMER1_BASE)
  #endif
  
  #if defined(TCCR3A)
  #define MEGA_TIMER3_BASE        (uint16_t *)(&TCCR3A)
  #define MEGA_TIMER3             ((mega_timer_t *)MEGA_TIMER3_BASE)
  #endif
  
  #if defined(TCCR4A)
  #define MEGA_TIMER4_BASE        (uint16_t *)(&TCCR4A)
  #define MEGA_TIMER4             ((mega_timer_t *)MEGA_TIMER4_BASE)
  #endif
  
  #if defined(TCCR5A)
  #define MEGA_TIMER5_BASE        (uint16_t *)(&TCCR5A)
  #define MEGA_TIMER5             ((mega_timer_t *)MEGA_TIMER5_BASE)
  #endif
  /** @} */
  
  
  /**
   * @brief    Peripheral register definitions and instances
   * @{
   */
  #if defined(UCSR0A)
  #define MEGA_UART0_BASE         ((uint16_t *)(&UCSR0A))
  #define MEGA_UART0              ((mega_uart_t *)MEGA_UART0_BASE)
  #endif
  
  #if defined(UCSR1A)
  #define MEGA_UART1_BASE         ((uint16_t *)(&UCSR1A))
  #define MEGA_UART1              ((mega_uart_t *)MEGA_UART1_BASE)
  #endif
  
  #if defined(UCSR2A)
  #define MEGA_UART2_BASE         ((uint16_t *)(&UCSR2A))
  #define MEGA_UART2              ((mega_uart_t *)MEGA_UART2_BASE)
  #endif
  
  #if defined(UCSR3A)
  #define MEGA_UART3_BASE         ((uint16_t *)(&UCSR3A))
  #define MEGA_UART3              ((mega_uart_t *)MEGA_UART3_BASE)
  #endif
  /** @} */
  
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* ATMEGA_REGS_COMMON_H */
  /** @} */