Blame view

RIOT/cpu/stm32f0/include/periph_cpu.h 3.27 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
  /*
   * Copyright (C) 2015-2016 Freie Universitรคt Berlin
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup         cpu_stm32f0
   * @{
   *
   * @file
   * @brief           CPU specific definitions for internal peripheral handling
   *
   * @author          Hauke Petersen <hauke.peterse@fu-berlin.de>
   */
  
  #ifndef PERIPH_CPU_H
  #define PERIPH_CPU_H
  
  #include "periph_cpu_common.h"
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**
   * @brief   Generate GPIO mode bitfields
   *
   * We use 5 bit to encode the mode:
   * - bit 0+1: pin mode (input / output)
   * - bit 2+3: pull resistor configuration
   * - bit   4: output type (0: push-pull, 1: open-drain)
   */
  #define GPIO_MODE(io, pr, ot)   ((io << 0) | (pr << 2) | (ot << 4))
  
  #ifndef DOXYGEN
  /**
   * @brief   Override GPIO mode options
   * @{
   */
  #define HAVE_GPIO_MODE_T
  typedef enum {
      GPIO_IN    = GPIO_MODE(0, 0, 0),    /**< input w/o pull R */
      GPIO_IN_PD = GPIO_MODE(0, 2, 0),    /**< input with pull-down */
      GPIO_IN_PU = GPIO_MODE(0, 1, 0),    /**< input with pull-up */
      GPIO_OUT   = GPIO_MODE(1, 0, 0),    /**< push-pull output */
      GPIO_OD    = GPIO_MODE(1, 0, 1),    /**< open-drain w/o pull R */
      GPIO_OD_PU = GPIO_MODE(1, 1, 1)     /**< open-drain with pull-up */
  } gpio_mode_t;
  /** @} */
  
  /**
   * @brief   Override flank configuration values
   * @{
   */
  #define HAVE_GPIO_FLANK_T
  typedef enum {
      GPIO_RISING = 1,        /**< emit interrupt on rising flank */
      GPIO_FALLING = 2,       /**< emit interrupt on falling flank */
      GPIO_BOTH = 3           /**< emit interrupt on both flanks */
  } gpio_flank_t;
  /** @} */
  #endif /* ndef DOXYGEN */
  
  /**
   * @brief   Available ports on the STM32F4 family
   */
  enum {
      PORT_A = 0,             /**< port A */
      PORT_B = 1,             /**< port B */
      PORT_C = 2,             /**< port C */
      PORT_D = 3,             /**< port D */
      PORT_F = 5,             /**< port F */
  };
  
  #ifndef DOXYGEN
  /**
   * @brief   Override ADC resolution values
   * @{
   */
  #define HAVE_ADC_RES_T
  typedef enum {
      ADC_RES_6BIT  = (0x3 << 3),     /**< ADC resolution: 6 bit */
      ADC_RES_8BIT  = (0x2 << 3),     /**< ADC resolution: 8 bit */
      ADC_RES_10BIT = (0x1 << 3),     /**< ADC resolution: 10 bit */
      ADC_RES_12BIT = (0x0 << 3),     /**< ADC resolution: 12 bit */
      ADC_RES_14BIT = (0xfe),         /**< not applicable */
      ADC_RES_16BIT = (0xff)          /**< not applicable */
  } adc_res_t;
  /** @} */
  #endif /* ndef DOXYGEN */
  
  /**
   * @brief   ADC line configuration values
   */
  typedef struct {
      gpio_t pin;             /**< pin to use */
      uint8_t chan;           /**< internal channel the pin is connected to */
  } adc_conf_t;
  
  /**
   * @brief   DAC line configuration data
   */
  typedef struct {
      gpio_t pin;             /**< pin connected to the line */
      uint8_t chan;           /**< DAC device used for this line */
  } dac_conf_t;
  
  /**
   * @brief   Configure the alternate function for the given pin
   *
   * @note    This is meant for internal use in STM32F4 peripheral drivers only
   *
   * @param[in] pin       pin to configure
   * @param[in] af        alternate function to use
   */
  void gpio_init_af(gpio_t pin, gpio_af_t af);
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* PERIPH_CPU_H */
  /** @} */