Blame view

RIOT/cpu/lpc2387/include/periph_cpu.h 1.93 KB
fb11e647   vrobic   reseau statique a...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
  /*
   * Copyright (C) 2015 Kaspar Schleiser <kaspar@schleiser.de>
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup         cpu_lpc2387
   * @{
   *
   * @file
   * @brief           CPU specific definitions for internal peripheral handling
   *
   * @author          Kaspar Schleiser <kaspar@schleiser.de>
   */
  
  #ifndef PERIPH_CPU_H_
  #define PERIPH_CPU_H_
  
  #include "cpu.h"
  #include "periph/dev_enums.h"
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  #include <stdint.h>
  #include "cpu.h"
  
  /**
   * @brief   LPC2387 MCU defines
   * @{
   */
  #define __IO volatile
  
  /**
   * @brief Fast GPIO register definition struct
   */
  typedef struct {
      __IO uint32_t DIR;      /**< he */
      uint32_t _reserved[3];  /**< really */
      __IO uint32_t MASK;     /**< wants */
      __IO uint32_t PIN;      /**< to */
      __IO uint32_t SET;      /**< know */
      __IO uint32_t CLR;      /**< everything */
  } FIO_PORT_t;
  
  #define FIO_PORTS   ((FIO_PORT_t*)FIO_BASE_ADDR)
  #define PINSEL      ((__IO uint32_t *)(PINSEL_BASE_ADDR))
  #define PINMODE     ((__IO uint32_t *)(PINSEL_BASE_ADDR + 0x40))
  
  int gpio_init_mux(unsigned pin, unsigned mux);
  void gpio_init_states(void);
  
  #define GPIO_PIN(port, pin) (port*32 + pin)
  
  #ifndef DOXYGEN
  #define HAVE_GPIO_FLANK_T
  typedef enum {
      GPIO_FALLING = 1,       /**< emit interrupt on falling flank */
      GPIO_RISING = 2,        /**< emit interrupt on rising flank */
      GPIO_BOTH = 3           /**< emit interrupt on both flanks */
  } gpio_flank_t;
  #endif /* ndef DOXYGEN */
  
  /**
   * @brief   Number of available timer channels
   */
  #define TIMER_CHAN_NUMOF        (4U)
  
  /**
   * @brief   Declare needed generic SPI functions
   * @{
   */
  #define PERIPH_SPI_NEEDS_TRANSFER_BYTES
  #define PERIPH_SPI_NEEDS_TRANSFER_REG
  #define PERIPH_SPI_NEEDS_TRANSFER_REGS
  /* @} */
  
  /* @} */
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* PERIPH_CPU_H_ */
  /** @} */