Blame view

projetSC/FPGA/ProjectOutputs/Default - All Constraints/projet_sc.unroutes 157 Bytes
1f48dd44   mdelapor   mise en ligne du ...
1
2
3
4
5
6
  Release 14.3 - par P.40xd (nt64)
  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
  
  Tue Mar 28 09:09:04 2017
  
  All signals are completely routed.