1f48dd44
 mdelapor
mise en ligne du ...
|
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
------------------------------------------------------------
-- VHDL essai1diodes
-- 2017 3 28 10 9 45
-- Created By "DXP VHDL Generator"
-- "Copyright (c) 2002-2014 Altium Limited"
-- Product Version: 16.1.12.290
------------------------------------------------------------
------------------------------------------------------------
-- VHDL essai1diodes
------------------------------------------------------------
Library IEEE;
Use IEEE.std_logic_1164.all;
Entity essai1diodes Is
port
(
HA2 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA2
HA3 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA3
HA4 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA4
HA5 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA5
HA6 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA6
HA7 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA7
HA8 : In STD_LOGIC; -- ObjectKind=Port|PrimaryId=HA8
LEDS : Out STD_LOGIC_VECTOR(7 Downto 0) -- ObjectKind=Port|PrimaryId=LEDS[7..0]
);
attribute MacroCell : boolean;
End essai1diodes;
------------------------------------------------------------
------------------------------------------------------------
Architecture Structure Of essai1diodes Is
Component Configurable_U2 -- ObjectKind=Part|PrimaryId=U2|SecondaryId=1
port
(
I0 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I0
I1 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I1
I2 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I2
I3 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I3
I4 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I4
I5 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I5
I6 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I6
I7 : in STD_LOGIC; -- ObjectKind=Pin|PrimaryId=U2-I7
O : out STD_LOGIC_VECTOR(7 Downto 0) -- ObjectKind=Pin|PrimaryId=U2-O[7..0]
);
End Component;
Signal PinSignal_U2_O : STD_LOGIC_VECTOR(7 Downto 0); -- ObjectKind=Net|PrimaryId=LEDS[7..0]
Signal PowerSignal_VCC : STD_LOGIC; -- ObjectKind=Net|PrimaryId=VCC
Begin
U2 : Configurable_U2 -- ObjectKind=Part|PrimaryId=U2|SecondaryId=1
Port Map
(
I0 => HA2, -- ObjectKind=Pin|PrimaryId=U2-I0
I1 => HA3, -- ObjectKind=Pin|PrimaryId=U2-I1
I2 => HA4, -- ObjectKind=Pin|PrimaryId=U2-I2
I3 => HA5, -- ObjectKind=Pin|PrimaryId=U2-I3
I4 => HA6, -- ObjectKind=Pin|PrimaryId=U2-I4
I5 => HA7, -- ObjectKind=Pin|PrimaryId=U2-I5
I6 => HA8, -- ObjectKind=Pin|PrimaryId=U2-I6
I7 => PowerSignal_VCC, -- ObjectKind=Pin|PrimaryId=U2-I7
O => PinSignal_U2_O -- ObjectKind=Pin|PrimaryId=U2-O[7..0]
);
-- Signal Assignments
---------------------
LEDS <= PinSignal_U2_O; -- ObjectKind=Net|PrimaryId=LEDS[7..0]
PowerSignal_VCC <= '1'; -- ObjectKind=Net|PrimaryId=VCC
End Structure;
------------------------------------------------------------
|