Blame view

projetSC/FPGA/ProjectOutputs/Default - All Constraints/projet_sc.xpi 46 Bytes
1f48dd44   mdelapor   mise en ligne du ...
1
2
3
  PROGRAM=PAR

  STATE=ROUTED

  TIMESPECS_MET=OFF