Blame view

projetSC/FPGA/ProjectOutputs/Default - All Constraints/projet_sc.ucf 607 Bytes
1f48dd44   mdelapor   mise en ligne du ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
  NET "LEDS<0>" LOC=AD6;

  NET "LEDS<1>" LOC=AC7;

  NET "LEDS<2>" LOC=AC8;

  NET "LEDS<3>" LOC=AD8;

  NET "LEDS<4>" LOC=AC9;

  NET "LEDS<5>" LOC=AD9;

  NET "LEDS<6>" LOC=AD10;

  NET "LEDS<7>" LOC=AC10;

  NET "HA<2>" LOC=AE4;

  NET "HA<3>" LOC=AF4;

  NET "HA<4>" LOC=AE5;

  NET "HA<5>" LOC=AF5;

  NET "HA<6>" LOC=AE6;

  NET "HA<7>" LOC=AF6;

  NET "HA<8>" LOC=AB3;

  NET "HA<9>" LOC=AB4;

  NET "HA<10>" LOC=AE8;

  NET "HA<11>" LOC=AF8;

  NET "HA<12>" LOC=AE9;

  NET "HA<13>" LOC=AE10;

  NET "HA<14>" LOC=AF10;

  NET "HA<15>" LOC=AE11;

  NET "HA<16>" LOC=AF11;

  NET "HA<17>" LOC=AE12;

  NET "HA<18>" LOC=AF12;

  NET "HA<19>" LOC=AF13;