## Altum

## FPGA Generic Library Guide

## Summary

Core Reference
CR0118 (v2.202) June 6, 2005
This guide contains the naming conventions, detailed description and truth table of all components in the FPGA Generic Library.

## Introduction

FPGA Generic library covers a wide range of commonly used digital components to aid the process of building your system-on-FPGA. This library guide describes the components available in the FPGA Generic integrated library.
Components in this library maintain the policy of FPGA Vendor Independency. This means that you can easily port your design across different platform/architecture FPGA.
The description, functional table and additional information together with their symbolic representation are presented to help you select the correct function to suite your design needs.

## Selection Guidelines

The Generic Library components are named following the convention described in Naming Conventions section of this guide.
In the Functional Classes section of this guide each component is listed under their functional category with a short description of their logic behavior.
The Design Components section of this guide lists the components in alphanumeric order with following information on each component:

- Functional Description
- Schematic Symbol
- Truth Table or equation
- Additional notes (if any)


## Schematic Symbols

Schematic symbol representation of logic components are shown as they exist in the integrated library. In case where components have large bit size, smaller versions are used to represent their symbolic form.

## Naming Conventions

This section contains the naming conventions used to name the components found in the FPGA
Generic integrated library. The naming conventions are available for the following functional classes:

- Arithmetic Function
- Buffer
- Bus Joiner
- Clock Divider
- Clock Manager
- Comparator
- Counter
- Decoder
- Encoder
- Flip-Flop
- JTAG
- Latch
- Logic Primitive
- Memory
- Multiplexer
- Numeric Connector
- Shift Register
- Shifter
- Wired Function


## Literal Syntax

The naming convention syntax uses the following combinatorial typeface naming conventions.

| <object> | object is compulsory |
| :--- | :--- |
| [object ] | object is optional |
| object I \{object \} | object or combination of objects permitted |
| (object) | object is literally omitted |

## Arithmetic Function

The Arithmetic Function naming convention is defined as follows.

```
<Type>[Registered][Bit-Size][Version]
```


## Type

ACC - Accumulator, Loadable and Cascadable, with Signed and Unsigned Binary operations
ADD - Full Adder, with Signed and Unsigned Binary operations
ADDF - Full Adder, Unsigned
ADSU - Full Adder/Subtracter, with Signed and Unsigned Binary operations
MULT - Multiplier, Signed
MULTU - Multiplier, Unsigned
PAR - Odd/Even Parity Generators/Checker

## Registered

R - Registered, ie. Synchronous function available for ADD, ADDF, ADSU, MULT, MULTU

## Bit-Size

1, 2, 4, 8, 16, 32 - for ACC, ADD, ADDF, ADSU
1, 2, 4, 8, 16, 18, 32 - for MULT, MULTU
9

- for PAR


## Version

S - Single pin version
B - Bus pin version

## FPGA Generic Library Guide

## Buffer

The Buffers naming convention is defined as follows.

```
<Type>[Bit-Size][Version]
```


## Type

BUF - Normal Non-inverted Buffer
BUFE - 3-state Output Buffer with Active High Enable
BUFT - 3-state Output Buffer with Active Low Enable
IOBUF - Input/Output Buffer with common control T
IOBUFC - Input/Output Buffer with separated control Ts for each inputs

## Bit-Size

(1), 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32

## Version

S - Single pin version
B - Bus pin version

## Bus Joiner

Two conventions are utilized to name the Bus Joiners. JB describes the System Bus Joiner and the following syntax describes the remaining Bus Joiners:

```
J<Bit><Port>[Bus-Num]_<Bit><Port>[Bus-Num][Pin-Type]
```


## Bit

$2,3,4,5,6,7,8,9,10,12,16,32$

## Port

S - Single pin
B - Bus

## Bus-Num

(1), 2, 4, 8

## Pin-Type

X - INOUT

## FPGA Generic Library Guide

## Clock Divider

The Clock Divider naming convention is defined as follows.

## CDIV[Num] [Duty Cycle]

## Num

$2,3,4,5,6,7,8,9,10,12,16,20,24,32,64,128,256$

Programmable versions have the following prefixes:
N_8 - 8-Bit Programmable
N_16 - 16-Bit Programmable
N_32 - 32-Bit Programmable

Duty Circle
DC50 - Duty Cycle of 50\%

## Clock Manager

The Clock Manager namming convention is defined as follows.

## CLKMAN_<Num>

## Num

number of operational output ports

## FPGA Generic Library Guide

## Comparator

The Comparator naming convention is defined as follows.

## <Type><Bit-Size>[Version]

## Type

COMP - Identity Comparator
COMPM - Magnitude Comparator

Bit-Size
$2,3,4,5,6,7,8,9,10,12,16,32$

Version
S - Single pin version
B - Bus pin version

## Counter

The Counter naming convention is defined as follows.

```
C<Type><Bit-Size><Function|{Function}>[Direction] [Version]
```


## Type

B - Cascadable Binary Counter
D - Cascadable Binary-Coded-Decimal (BCD) Counter
J - Johnson Counter
R - Negative-Edge Binary Ripple Counter

## Bit-Size

2, 4, 8, 16, 32 - for type B, R
4 - for type D
$2,4,5,8,16,32$ - for type J

Function
C - Asynchronous Clear
R - Synchronous Reset
L - Loadable (Synchronous Load)
E - Clock Enable

Direction
D - Bidirectional (Up/Down)

Version
S - Single pin version
B - Bus pin version

## Decoder

Various functional types of Decoders are available to accommodate design needs. The naming convention is defined as follows.

```
D<Type>[Function] [Version]
```

Type
4_10 - Binary-Coded-Decimal (BCD) Decoder
7SEG - 7-Segment-Display Decoder for Common-Cathode LED (Active High Output)
7SEGN - 7-Segment-Display Decoder for Common-Anode LED (Active Low Output)
$n \_m$ - Binary $n$-bit to $m$-bit Decoder, available in 2_4, 3_8, 4_16, 5_32

## Function

E - With Enable. (for 4_10, n_m only)

## Version

S - Single pin version
B - Bus pin version

## Encoder

The Encoder naming convention is defined as follows.

## E<Type>[Version]

## Type

10_4 - Binary-Coded-Decimal (BCD) Encoder
$n \_m \quad-n$-bit to $m$-bit Priority Encoder,
available in 4_2, 8_3, 10_4, 16_4, 32_5

## Function

E $\quad$ - With Enable

## Version

S - Single pin version
B - Bus pin version

## FPGA Generic Library Guide

## Flip-Flop

The Flip-Flop naming convention is defined as follows.

```
F<Type>[Bit-Size][Function|{Function}][State][Version]
```


## Type

| D | - D Flip-Flop |
| :--- | :--- |
| JK | - JK Flip-Flop |
| T | - Toggle Flip-Flop |

## Bit-Size

(1), 2, 4, 8, 16, 32- for type D

- for other types


## Function

C - Asynchronous Clear
R - Synchronous Reset (i.e. Synchronous Clear)
P $\quad$ - Asynchronous Preset
S $\quad$ - Synchronous Set (i.e. Synchronous Preset)
E - Clock Enable

## State

_1 - Negative Clock Edge Triggered
N - With Non-inverted and Inverted Outputs

## Version

S - Single pin version
B - Bus pin version

## JTAG

The JTAG naming convention is defined as follows.

## <Type>

## Type

NEXUS_JTAG_PORT - Soft Nexus-Chain Connector

## Latch

The Latch naming convention is defined as follows.

# LD [Bit-Size] [Function|\{Function\}][State][Version] 

## Bit-Size

(1), 2, 3, 4, 8, 16, 32

Function
C - Clear
P - Preset
E $\quad$ - Gate Enable

## State

_1 - Inverted Gate

Version
S - Single pin version
B - Bus pin version

## Logic Primitive

The Logic Primitive naming convention is defined as follows.

```
<Type><Bit-Size>[Function][Version]
```

Type
AND - AND Gate
NAND - NAND Gate
OR - OR Gate
NOR - NOR Gate
XNOR - Exclusive-NOR Gate
XOR - Exclusive-OR Gate
INV - Inverter
TCZO - True/Complement, Zero/One Element
SOP - Sum of Products

## Bit-Size

2, 3, 4, 5, 6, 7, 8, 9, 12, 16, 32 - for AND, NAND, OR, NOR, XNOR, XOR
(1), 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16, 32 - for INV
$m \quad n \quad$ - Applicable to SOP only. Indicates $m$ number of $n$-input AND gates in the Sum of Products combination, available in 2_2, 2_3, 2_4, 4_2

## Function

(Applicable to AND, NAND, OR, NOR, XNOR and XOR only)
$\mathrm{N} m \quad-m$ inverted inputs
(applicable to Bit-Size 2, 3, 4, 5, where $m$ is less than or equal to Bit-Size)
D $\quad$ - Dual Output (applicable for AND and OR gates with a Bit-Size of 2, 3, 4)

## Version

S $\quad$ - Single pin version
B - Bus pin version

## FPGA Generic Library Guide

## Memory

The Memory component naming convention is defined as follows.
<Type><Port Type>[Function|\{Function\}]

## Type

RAM - Random Access Memory
ROM - Read Only Memory

Port Type
S - Single Port
D - Dual Port

Function
E - With Enable
R - With Reset
B - Byte Addressable

## Multiplexer

The Multiplexer naming convention is defined as follows.

```
M<Data Width>_<Type>[Function][Select]
```


## Data Width

$1,2,3,4,5,6,7,8,9,10,12,16,32$

## Type

BnB1 - $n$-to-1 Multiplexer; $n$ number of buses switch to 1 bus, bus size is defined by Data Width.
SnS1 - $n$-to-1 Multiplexer; $n$ groups of single bit pins switch to 1 group, number of pins in a group is defined by Data Width.
BnS1 - $n$-to-1 Multiplexer; an $n$-bit bus switches to 1 -bit single pin, apply for Data Width $=1$.
$\mathrm{B} 1 \mathrm{Bn} \quad-1$-to- $n$ DeMultiplexer; 1 bus switch to $n$ number of busses, bus size is defined by Data Width.

S1Sn - 1-to-n DeMultiplexer; 1 group of single bit pins switch to $n$ group, number of pins in a group is defined by Data Width.
S1Bn - 1-to-n DeMultiplexer; 1-bit single pin switches to an $n$-bit bus, apply for Data Width $=1$.
${ }^{*} n$ is available in $2,4,8,16$

Function
E - With Enable

Select
_SB - With Bus Version Select

## FPGA Generic Library Guide

## Numeric Connector

These components are available for binary logic connections. The naming convention is as follows.

## NUM<Hex Value>

## Hex Value

$0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F$

## Shift Register

The Shift Register naming convention is defined as follows.

## SR<Bit-Size><Function|\{Function\}>[Direction][Version]

## Bit-Size

4, 8, 16, 32

## Function

C - Asynchronous Clear
R - Synchronous Reset (i.e. Synchronous Clear)
L - Loadable (Synchronous Load, ie. Parallel In)
E - Clock Enable

Direction
D - Bidirectional (with left or right shift option)

## Version

S - Single pin version
B - Bus pin version

## FPGA Generic Library Guide

## Shifter

The Shifter naming convention is defined as follows.

## BRLSHFT<Bit-Size><Function>[Version]

Bit-Size
$4,8,16,32$

Function
M $\quad$ - Fill Mode and direction control

## Version

S - Single pin version
B - Bus pin version

## Wired Function

The Wired Function naming convention is defined as follows.
<Type>[Bit-Size]<Version>

## Type

PULLUP - Pull-up Resistor
PULLDOWN - Pull-down Resistor

Bit-Size
(1), 2, 4, 8, 12, 16, 32

## Version

S - Single pin version
B $\quad$ - Bus pin version

## Functional Classes

This section lists the name of all components along with a short description. Components are grouped according to functional class; the following classes are available:

- Arithmetic Function
- Buffer
- Bus Joiner
- Clock Divider
- Clock Manager
- Comparator
- Counter
- Decoder
- Encoder
- Flip-Flop
- JTAG
- Latch
- Logic Primitive
- Memory
- Multiplexer
- Numeric Connector
- Shift Register
- Shifter
- Wired Function


## Arithmetic Function

Various types of Arithmetic function are available as follows:

- ACC1 1-Bit Loadable Cascadable Accumulator with Synchronous Reset
- $\quad$ 2-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC2S 2-Bit Loadable Cascadable Accumulator with Synchronous Reset, Single Pin Version
- ACC4B 4-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC4S 4-Bit Loadable Cascadable Accumulator with Synchronous Reset, Single Pin Version
- ACC8B 8-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC16B 16-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ACC32B 32-Bit Loadable Cascadable Accumulator with Synchronous Reset, Bus Version
- ADD1
- ADD2B

1-Bit Cascadable Full Adder
2-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version

- ADD2S 2-Bit Cascadable Full Adder with Signed and Unsigned Operations, Single Pin Version
- ADD4B 4-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD4S 4-Bit Cascadable Full Adder with Signed and Unsigned Operations, Single Pin Version
- ADD8B 8-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD16B 16-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADD32B 32-Bit Cascadable Full Adder with Signed and Unsigned Operations, Bus Version
- ADDF2B 2-Bit Cascadable Unsigned Binary Full Adder, Bus Version
- ADDF2S

2-Bit Cascadable Unsigned Binary Full Adder, Single Pin Version

- ADDF4B
- ADDF4S

4-Bit Cascadable Unsigned Binary Full Adder, Bus Version

- ADDF8B
- ADDF16B
- ADDF32B
- ADDFR2B
- ADDFR2S
- ADDFR4B
- ADDFR4S
- ADDFR8B
- ADDFR16B
- ADDFR32B
- ADDR1
- ADDR2B
- ADDR2S
- ADDR4B
- ADDR4S
- ADDR8B
- ADDR16B
- ADDR32B
- $\underline{\text { ADSU1 }}$
- $\quad$ ADSU2B
- ADSU2S
- $\quad$ ADSU4B
- ADSU4S
- $\quad$ ADSU8B
- ADSU16B

16-Bit Cascadable Unsigned Binary Full Adder, Bus Version
32-Bit Cascadable Unsigned Binary Full Adder, Bus Version
2-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
2-Bit Cascadable Unsigned Binary Registered Full Adder, Single Pin Version
4-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version
4-Bit Cascadable Unsigned Binary Registered Full Adder, Single Pin Version

8-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version 16-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version 32-Bit Cascadable Unsigned Binary Registered Full Adder, Bus Version

1-Bit Cascadable Registered Full Adder
2-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version
2-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Single Pin Version
4-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version

4-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Single Pin Version

8-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version

16-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version
32-Bit Cascadable Registered Full Adder with Signed and Unsigned Operations, Bus Version

1-Bit Cascadable Full Adder/Subtracter
2-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version

2-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Single Pin Version

4-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
4-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Single Pin Version
8-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
16-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version

- ADSU32B
- ADSUR1
- ADSUR2B
- MULT2B
- MULT2S
- MULT4B
- MULT4S
- MULT8B
- MULT16B
- MULT18B
- MULT32B
- MULTR2B
- MULTR2S
- MULTR4B
- MULTR4S
- MULTR8B
- MULTR16B
- MULTR18B
- MULTR32B
- MULTU2B
- MULTU2S
- MULTU4B
- MULTU4S
- MULTU8B
- ADSUR2S 2-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Single Pin Version
- ADSUR4B 4-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR4S 4-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Single Pin Version
- ADSUR8B 8-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR16B 16-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
- ADSUR32B 32-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
32-Bit Cascadable Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
1-Bit Cascadable Registered Full Adder/Subtracter
2-Bit Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations, Bus Version
$2 \times 2$ Signed Multiplier, Bus Version
$2 \times 2$ Signed Multiplier, Single Pin Version
$4 \times 4$ Signed Multiplier, Bus Version
$4 \times 4$ Signed Multiplier, Single Pin Version
$8 \times 8$ Signed Multiplier, Bus Version
$16 x 16$ Signed Multiplier, Bus Version
$18 \times 18$ Signed Multiplier, Bus Version
$32 \times 32$ Signed Multiplier, Bus Version
$2 \times 2$ Signed Registered Multiplier, Bus Version
$2 \times 2$ Signed Registered Multiplier, Single Pin Version
$4 \times 4$ Signed Registered Multiplier, Bus Version
$4 \times 4$ Signed Registered Multiplier, Single Pin Version
8x8 Signed Registered Multiplier, Bus Version
16x16 Signed Registered Multiplier, Bus Version
$18 \times 18$ Signed Registered Multiplier, Bus Version
32×32 Signed Registered Multiplier, Bus Version
$2 \times 2$ Unsigned Multiplier, Bus Version
$2 \times 2$ Unsigned Multiplier, Single Pin Version
$4 \times 4$ Unsigned Multiplier, Bus Version
$4 \times 4$ Unsigned Multiplier, Single Pin Version
8x8 Unsigned Multiplier, Bus Version
- MULTU16B 16x16 Unsigned Multiplier, Bus Version
- MULTU18B $18 \times 18$ Unsigned Multiplier, Bus Version
- MULTU32B $32 \times 32$ Unsigned Multiplier, Bus Version
- MULTUR2B $2 \times 2$ Unsigned Registered Multiplier, Bus Version
- MULTUR2S $2 \times 2$ Unsigned Registered Multiplier, Single Pin Version
- MULTUR4B $4 \times 4$ Unsigned Registered Multiplier, Bus Version
- MULTUR4S $4 \times 4$ Unsigned Registered Multiplier, Single Pin Version
- MULTUR8B $8 x 8$ Unsigned Registered Multiplier, Bus Version
- MULTUR16B $16 \times 16$ Unsigned Registered Multiplier, Bus Version
- MULTUR18B $18 \times 18$ Unsigned Registered Multiplier, Bus Version
- MULTUR32B $32 \times 32$ Unsigned Registered Multiplier, Bus Version
- PAR9B 9-Bit Odd/Even Parity Generators/Checker, Bus Version
- PAR9S 9-Bit Odd/Even Parity Generators/Checker, Single Pin Version


## Buffer

Multiple input and tri-state buffers are available as follows:

- BUF 1-bit General Purpose (Non-inverting) Buffer
- BUF2B 2-Bit General Purpose (Non-inverting) Buffer, Bus Version
- BUF2S 2-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
- BUF3B
- BUF3S
- BUF4B
- BUF4S
- BUF5B
- BUF5S
- BUF6B
- BUF6S
- BUF7B
- BUF7S
- BUF8B
- BUF8S
- BUF9B
- BUF9S
- BUF10B
- BUF10S
- BUF12B
- BUF12S
- BUF16B
- BUF16S
- BUF32B
- BUF32S
- BUFE
- BUFE2B
- BUFE2S
- BUFE3B
- BUFE3S
- BUFE4B
- BUFE4S
- BUFE5B

3-Bit General Purpose (Non-inverting) Buffer, Bus Version
3-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
4-Bit General Purpose (Non-inverting) Buffer, Bus Version
4-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
5-Bit General Purpose (Non-inverting) Buffer, Bus Version
5-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
6-Bit General Purpose (Non-inverting) Buffer, Bus Version
6-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
7-Bit General Purpose (Non-inverting) Buffer, Bus Version
7-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
8-Bit General Purpose (Non-inverting) Buffer, Bus Version
8-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
9-Bit General Purpose (Non-inverting) Buffer, Bus Version
9-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
10-Bit General Purpose (Non-inverting) Buffer, Bus Version
10-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
12-Bit General Purpose (Non-inverting) Buffer, Bus Version
12-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
16-Bit General Purpose (Non-inverting) Buffer, Bus Version
16-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
32-Bit General Purpose (Non-inverting) Buffer, Bus Version
32-Bit General Purpose (Non-inverting) Buffer, Single Pin Version
1-bit 3-state Buffer with Active High Enable
2-Bit 3-state Buffer with Active High Enable, Bus Version
2-Bit 3-state Buffer with Active High Enable, Single Pin Version
3-Bit 3-state Buffer with Active High Enable, Bus Version
3-Bit 3-state Buffer with Active High Enable, Single Pin Version
4-Bit 3-state Buffer with Active High Enable, Bus Version
4-Bit 3-state Buffer with Active High Enable, Single Pin Version
5-Bit 3-state Buffer with Active High Enable, Bus Version

- BUFE5S
- BUFE6B
- BUFE6S
- BUFE7B
- BUFETS
- BUFE8B
- BUFE8S
- BUFE9B
- BUFE9S
- BUFE10B
- BUFE10S
- BUFE12B
- BUFE12S
- BUFE16B
- BUFE16S
- BUFE32B
- BUFE32S
- BUFT
- BUFT2B
- BUFT2S
- BUFT3B
- BUFT3S
- BUFT4B
- BUFT4S
- BUFT5B
- BUFT5S
- BUFT6B
- BUFT6S
- BUFT7B
- BUFT7S
- BUFT8B
- BUFT8S
- BUFT9B
- BUFT9S
- BUFT10B
- BUFT10S

5-Bit 3-state Buffer with Active High Enable, Single Pin Version
6-Bit 3-state Buffer with Active High Enable, Bus Version
6-Bit 3-state Buffer with Active High Enable, Single Pin Version
7-Bit 3-state Buffer with Active High Enable, Bus Version
7-Bit 3-state Buffer with Active High Enable, Single Pin Version
8-Bit 3-state Buffer with Active High Enable, Bus Version
8-Bit 3-state Buffer with Active High Enable, Single Pin Version
9-Bit 3-state Buffer with Active High Enable, Bus Version
9-Bit 3-state Buffer with Active High Enable, Single Pin Version
10-Bit 3-state Buffer with Active High Enable, Bus Version 10-Bit 3-state Buffer with Active High Enable, Single Pin Version 12-Bit 3-state Buffer with Active High Enable, Bus Version 12-Bit 3-state Buffer with Active High Enable, Single Pin Version 16-Bit 3-state Buffer with Active High Enable, Bus Version 16-Bit 3-state Buffer with Active High Enable, Single Pin Version 32-Bit 3-state Buffer with Active High Enable, Bus Version 32-Bit 3-state Buffer with Active High Enable, Single Pin Version 1-Bit 3-state Buffer with Active Low Enable 2-Bit 3-state Buffer with Active Low Enable, Bus Version 2-Bit 3-state Buffer with Active Low Enable, Single Pin Version 3-Bit 3-state Buffer with Active Low Enable, Bus Version 3-Bit 3-state Buffer with Active Low Enable, Single Pin Version 4-Bit 3-state Buffer with Active Low Enable, Bus Version 4-Bit 3-state Buffer with Active Low Enable, Single Pin Version 5-Bit 3-state Buffer with Active Low Enable, Bus Version 5-Bit 3-state Buffer with Active Low Enable, Single Pin Version 6-Bit 3-state Buffer with Active Low Enable, Bus Version 6-Bit 3-state Buffer with Active Low Enable, Single Pin Version 7-Bit 3-state Buffer with Active Low Enable, Bus Version 7-Bit 3-state Buffer with Active Low Enable, Single Pin Version 8-Bit 3-state Buffer with Active Low Enable, Bus Version 8-Bit 3-state Buffer with Active Low Enable, Single Pin Version 9-Bit 3-state Buffer with Active Low Enable, Bus Version 9-Bit 3-state Buffer with Active Low Enable, Single Pin Version 10-Bit 3-state Buffer with Active Low Enable, Bus Version 10-Bit 3-state Buffer with Active Low Enable, Single Pin Version

- BUFT12B
- BUFT12S
- BUFT16B
- BUFT16S
- BUFT32B
- BUFT32S
- IOBUF
- IOBUF2B
- IOBUF2S
- IOBUF3B
- IOBUF4B
- IOBUF4S
- IOBUF5B
- IOBUF6B
- IOBUF7B
- IOBUF8B
- IOBUF9B
- IOBUF10B
- IOBUF12B
- IOBUF16B
- IOBUF32B
- IOBUFC2B
- IOBUFC2S
- IOBUFC3B
- IOBUFC4B
- IOBUFC4S
- IOBUFC5B
- IOBUFC6B
- IOBUFC7B
- IOBUFC8B
- IOBUFC9B
- IOBUFC10B
- IOBUFC12B
- IOBUFC16B
- IOBUFC32B

12-Bit 3-state Buffer with Active Low Enable, Bus Version
12-Bit 3-state Buffer with Active Low Enable, Single Pin Version
16-Bit 3-state Buffer with Active Low Enable, Bus Version
16-Bit 3-state Buffer with Active Low Enable, Single Pin Version
32-Bit 3-state Buffer with Active Low Enable, Bus Version
32-Bit 3-state Buffer with Active Low Enable, Single Pin Version Input/Output Buffer
2-Bit Input/Output Buffer, Bus Version
2-Bit Input/Output Buffer, Single Pin Version
3-Bit Input/Output Buffer, Bus Version
4-Bit Input/Output Buffer, Bus Version
4-Bit Input/Output Buffer, Single Pin Version
5-Bit Input/Output Buffer, Bus Version
6-Bit Input/Output Buffer, Bus Version
7-Bit Input/Output Buffer, Bus Version
8-Bit Input/Output Buffer, Bus Version
9-Bit Input/Output Buffer, Bus Version
10-Bit Input/Output Buffer, Bus Version
12-Bit Input/Output Buffer, Bus Version
16-Bit Input/Output Buffer, Bus Version
32-Bit Input/Output Buffer, Bus Version
2-Bit Input/Output Buffer With Separated Control, Bus Version
2-Bit Input/Output Buffer With Separated Control, Single Pin Version
3-Bit Input/Output Buffer With Separated Control, Bus Version
4-Bit Input/Output Buffer With Separated Control, Bus Version
4-Bit Input/Output Buffer With Separated Control, Single Pin Version
5-Bit Input/Output Buffer With Separated Control, Bus Version
6-Bit Input/Output Buffer With Separated Control, Bus Version
7-Bit Input/Output Buffer With Separated Control, Bus Version
8-Bit Input/Output Buffer With Separated Control, Bus Version
9-Bit Input/Output Buffer With Separated Control, Bus Version
10-Bit Input/Output Buffer With Separated Control, Bus Version
12-Bit Input/Output Buffer With Separated Control, Bus Version
16-Bit Input/Output Buffer With Separated Control, Bus Version
32-Bit Input/Output Buffer With Separated Control, Bus Version

## Bus Joiner

Bus joiners are components that allow splitting or merging of buss slices to suite your needs. Various types are available as follows:

- J2B2 4B
- J3B 3S
- J3S 3B
- J3S 3BX
- J4B2 8B
- J4B4 16B
- J4B8 32B
- J4B 2B2
- J4B 2B2X
- J4B 4S
- J4S 4B
- J4S 4BX
- J5B 5S
- J5S 5B
- J5S 5BX
- J6B 6S
- J6S 6B
- J6S 6BX
- J7B 7S
- J7S 7B
- J7S 7BX
- J8B2 16B
- J8B4 32B
- J8B 4B2
- J8B 4B2X
- J8B 8 S
- J8S 8B
- J8S 8BX
- J9B 9S
- J9S 9B
- J9S 9BX
- J10B 10S
$2 \times 2$-Bit input bus to $1 \times 4$-bit output bus
3-Bit input bus to 3 Single pin outputs
3 Single pin inputs to single 3-Bit output bus
3 Single pin IO to single 3-Bit IO bus
$2 \times 4$-Bit input bus to $1 \times 8$-bit output bus
$4 \times 4$-Bit input bus to $1 \times 16$-bit output bus
$8 \times 4$-Bit input bus to $1 \times 32$-bit output bus
$1 \times 4$-bit input bus to $2 \times 2$-Bit output bus
$1 \times 4$-bit IO bus to $2 \times 2$-Bit IO bus
4-Bit input bus to 4 Single pin outputs
4 Single pin inputs to single 4-Bit output bus
4 Single pin IO to single 4-Bit IO bus
5-Bit input bus to 5 Single pin outputs
5 Single pin inputs to single 5-Bit output bus
5 Single pin IO to single 5-Bit IO bus
6 -Bit input bus to 6 Single pin outputs
6 Single pin inputs to single 6-Bit output bus
6 Single pin IO to single 6-Bit IO bus
7-Bit input bus to 7 Single pin outputs
7 Single pin inputs to single 7-Bit output bus
7 Single pin IO to single 7-Bit IO bus
$2 \times 8$-Bit input bus to $1 \times 16$-bit output bus
$4 \times 8$-Bit input bus to $1 \times 32$-bit output bus
$1 \times 8$-bit input bus to $2 \times 4$-Bit output bus
$1 \times 8$-bit IO bus to $2 \times 4$-Bit IO bus
8 -Bit input bus to 8 single pin outputs
8 Single pin inputs to single 8 -Bit output bus
8 Single pin IO to single 8-Bit IO bus
9 -Bit input bus to 9 Single pin outputs
9 Single pin inputs to single 9-Bit output bus
9 Single pin IO to single 9-Bit IO bus
10-Bit input bus to 10 Single pin outputs
- J10S 10B 10 Single pin inputs to single 10-Bit output bus
- J10S 10BX 10 Single pin IO to single 10-Bit IO bus
- J12B 12S 12-Bit input bus to 12 single pin outputs
- J12S 12B 12 Single pin inputs to single 12-Bit output bus
- J12S 12BX 12 single-Bit IO to single 12-Bit IO bus
- J16B2 32B $2 \times 16$-Bit input bus to $1 \times 32$-bit output bus
- J16B 4B4 $1 \times 16$-bit input bus to $4 \times 4$-Bit output bus
- J16B 4B4X $1 \times 16$-bit IO bus to $4 \times 4$-Bit IO bus
- J16B 8B2 $1 \times 16$-bit input bus to $2 \times 8$-Bit output bus
- J16B 8B2X $1 \times 16$-bit IO bus to $2 \times 8$-Bit IO bus
- J16B 16S Single 16-Bit input bus to 16 single pin outputs
- J16S 16B 16 Single pin inputs to single 16-Bit output bus
- J16S 16BX 16 Single pin IO to single 16-Bit IO bus
- J32B 4B8 $1 \times 32$-Bit input bus to $8 \times 4$-Bit output bus
- J32B 4B8X $1 \times 32$-Bit IO bus to $8 \times 4$-Bit IO bus
- J32B 8B4 $1 \times 32$-Bit input bus to $4 \times 8$-Bit output bus
- J32B 8B4X $1 \times 32$-Bit IO bus to $4 \times 8$-Bit IO bus
- J32B 16B2 $1 \times 32$-bit input bus to $2 \times 16$-Bit output bus
- J32B 16B2X $1 \times 32$-bit IO bus to $2 \times 16$-Bit IO bus
- JB System BUS Joiner


## Clock Divider

General and programmable clock dividers are available as follows:

- CDIV2 Clock Divider by 2
- CDIV2DC50
- CDIV3

Clock Divider by 2 with 50\% Duty Cycle Output
Clock Divider by 3

- CDIV4
- CDIV4DC50
- CDIV5

Clock Divider by 4
Clock Divider by 4 with 50\% Duty Cycle Output

- CDIV6

Clock Divider by 5

- CDIV6DC50

Clock Divider by 6

- CDIV7 Clock Divider by 7
- CDIV8 Clock Divider by 8
- CDIV8DC50
- CDIV9
- CDIV10

Clock Divider by 8 with $50 \%$ Duty Cycle Output
Clock Divider by 9

- CDIV10DC50

Clock Divider by 10

- CDIV12

Clock Divider by 10 with $50 \%$ Duty Cycle Output

- CDIV12DC50

Clock Divider by 12

- CDIV16

Clock Divider by 12 with $50 \%$ Duty Cycle Output

- CDIV16DC50 Clock Divider by 16 with $50 \%$ Duty Cycle Output
- CDIV20

Clock Divider by 20

- CDIV20DC50 Clock Divider by 20 with $50 \%$ Duty Cycle Output
- CDIV24 Clock Divider by 24
- CDIV24DC50 Clock Divider by 24 with $50 \%$ Duty Cycle Output
- CDIV32 Clock Divider by 32
- CDIV32DC50

Clock Divider by 32 with 50\% Duty Cycle Output

- CDIV64

Clock Divider by 64

- CDIV64DC50 Clock Divider by 64 with $50 \%$ Duty Cycle Output
- CDIV128 Clock Divider by 128
- CDIV128DC50 Clock Divider by 128 with 50\% Duty Cycle Output
- CDIV256

Clock Divider by 256

- CDIV256DC50 Clock Divider by 256 with $50 \%$ Duty Cycle Output
- CDIVN 8 8-Bit Programmable Clock Divider
- CDIVN 16 16-Bit Programmable Clock Divider
- CDIVN 32 32-Bit Programmable Clock Divider


## Clock Manager

Various clock manager components are available as follows:

- CLKMAN 1 Single Operational Output Clock Manager
- CLKMAN 2 Dual Operational Output Clock Manager
- CLKMAN 3 Multiple Operational Output Clock Manager
- CLKMAN 4 Multiple Operational Output Clock Manager


## Comparator

Magnitude, identity and address comparators are available as follows:

- COMP2B
- COMP2S
- COMP3B
- COMP3S
- COMP4B
- COMP4S
- COMP5B
- COMP5S
- COMP6B
- COMP6S
- COMP7B
- COMP7S
- COMP8B
- COMP8S
- COMP9B
- COMP9S
- COMP10B
- COMP10S
- COMP12B
- COMP12S
- COMP16B
- COMP16S
- COMP32B
- COMPM2B
- COMPM2S
- COMPM3B
- COMPM3S
- COMPM4B
- COMPM4S
- COMPM5B
- COMPM5S
- COMPM6B
- COMPM6S

2-Bit Identity Comparator, Bus Version
2-Bit Identity Comparator, Single Pin Version
3-Bit Identity Comparator, Bus Version
3-Bit Identity Comparator, Single Pin Version
4-Bit Identity Comparator, Bus Version
4-Bit Identity Comparator, Single Pin Version
5-Bit Identity Comparator, Bus Version
5-Bit Identity Comparator, Single Pin Version
6-Bit Identity Comparator, Bus Version
6-Bit Identity Comparator, Single Pin Version
7-Bit Identity Comparator, Bus Version
7-Bit Identity Comparator, Single Pin Version
8-Bit Identity Comparator, Bus Version
8-Bit Identity Comparator, Single Pin Version
9-Bit Identity Comparator, Bus Version
9-Bit Identity Comparator, Single Pin Version
10-Bit Identity Comparator, Bus Version
10-Bit Identity Comparator, Single Pin Version
12-Bit Identity Comparator, Bus Version
12-Bit Identity Comparator, Single Pin Version
16-Bit Identity Comparator, Bus Version
16-Bit Identity Comparator, Single Pin Version
32-Bit Identity Comparator, Bus Version
2-Bit Magnitude Comparator, Bus Version
2-Bit Magnitude Comparator, Single Pin Version
3-Bit Magnitude Comparator, Bus Version
3-Bit Magnitude Comparator, Single Pin Version
4-Bit Magnitude Comparator, Bus Version
4-Bit Magnitude Comparator, Single Pin Version
5-Bit Magnitude Comparator, Bus Version
5-Bit Magnitude Comparator, Single Pin Version
6-Bit Magnitude Comparator, Bus Version
6-Bit Magnitude Comparator, Single Pin Version

- COMPM7B 7-Bit Magnitude Comparator, Bus Version
- COMPM7S 7-Bit Magnitude Comparator, Single Pin Version
- COMPM8B 8-Bit Magnitude Comparator, Bus Version
- COMPM8S 8-Bit Magnitude Comparator, Single Pin Version
- COMPM9B 9-Bit Magnitude Comparator, Bus Version
- COMPM9S 9-Bit Magnitude Comparator, Single Pin Version
- COMPM10B 10-Bit Magnitude Comparator, Bus Version
- COMPM10S 10-Bit Magnitude Comparator, Single Pin Version
- COMPM12B 12-Bit Magnitude Comparator, Bus Version
- COMPM12S 12-Bit Magnitude Comparator, Single Pin Version
- COMPM16B 16-Bit Magnitude Comparator, Bus Version
- COMPM16S 16-Bit Magnitude Comparator, Single Pin Version
- COMPM32B 32-Bit Magnitude Comparator, Bus Version


## Counter

Various function and types of counter are available as follows:

- CB2CEB 2-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- CB2CES 2-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CB2CLEB 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- CB2CLEDB 2-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- CB2CLEDS 2-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB2CLES 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB2REB 2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB2RES 2-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB2RLEB 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB2RLES 2-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB4CEB 4-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- CB4CES 4-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CB4CLEB
- CB4CLEDB 4-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- CB4CLEDS 4-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB4CLES 4-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB4REB 4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB4RES 4-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB4RLEB 4-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB4RLES 4-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB8CEB
- CB8CES
- CB8CLEB
- CB8CLEDB
- CB8CLEDS 8-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB8CLES 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB8REB 8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB8RES 8-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB8RLEB 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB8RLES 8-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB16CEB 16-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- CB16CES 16-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CB16CLEB 16-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
- CB16CLEDB 16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
- CB16CLEDS 16-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CB16CLES 16-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CB16REB 16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
- CB16RES 16-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CB16RLEB
- CB16RLES
- CB32CEB
- CB32CLEB
- CB32CLEDB
- CB32REB
- CB32RLEB
- CD4CEB
- CD4CES
- CD4CLEB
- CD4CLES
- CD4REB
- CD4RES
- CD4RLEB
- CD4RLES
- CJ2CEB
- CJ2CES
- CJ2REB
- CJ2RES
- CJ4CEB

16-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version

16-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Single Pin Version

32-Bit Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version

32-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear, Bus Version
32-Bit Loadable Cascadable Bidirectional Binary Counter with Clock Enable and Asynchronous Clear, Bus Version
32-Bit Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
32-Bit Loadable Cascadable Binary Counter with Clock Enable and Synchronous Reset, Bus Version
Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Bus Version

Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Single Pin Version
Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Bus Version
Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear, Single Pin Version
Cascadable BCD Counter with Clock Enable and Synchronous Reset, Bus Version
Cascadable BCD Counter with Clock Enable and Synchronous Reset, Single Pin Version
Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset, Bus Version

Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset, Single Pin Version

2-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version

2-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version

2-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version

2-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version

4-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version

- CJ4CES 4-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CJ4REB 4-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- CJ4RES 4-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CJ5CEB 5-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- CJ5CES 5-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CJ5REB 5-Bit Johnson Counters with Clock Enable and Synchronous Reset, Bus Version
- CJ5RES 5-Bit Johnson Counters with Clock Enable and Synchronous Reset, Single Pin Version
- CJ8CEB 8-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- CJ8CES 8-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CJ8REB 8-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- CJ8RES 8-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CJ16CEB 16-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- CJ16CES 16-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Single Pin Version
- CJ16REB 16-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- CJ16RES 16-Bit Johnson Counter with Clock Enable and Synchronous Reset, Single Pin Version
- CJ32CEB 32-Bit Johnson Counter with Clock Enable and Asynchronous Clear, Bus Version
- CJ32REB 32-Bit Johnson Counter with Clock Enable and Synchronous Reset, Bus Version
- CR2CEB 2-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- CR2CES 2-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CR4CEB 4-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- CR4CES 4-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CR8CEB 8-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- CR8CES 8-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CR16CEB 16-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version
- CR16CES 16-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Single Pin Version
- CR32CEB 32-Bit Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear, Bus Version


## Decoder

Various type of decoders are available as follows:

- D24B
- D2 4EB
- D2 4ES
- D2 4 S
- D3 8B
- D3 8EB
- D3 8ES
- D3 8S
- D4 10B
- D4 10EB
- D4 10ES
- D4 10S
- D4 16B
- D4 16EB
- D4 16ES
- D4 16S
- D5 32B
- D5 32EB
- D7SEGB
- D7SEGNB 7-Segment-Display Decoder for Common-Anode LED (Active Low Output), Bus Version
- D7SEGNS 7-Segment-Display Decoder for Common-Anode LED (Active Low Output), Single Pin Version
- D7SEGS 7-Segment-Display Decoder for Common-Cathode LED (Active High Output), Single Pin Version


## Encoder

Various type of encoders are available as follows:

- E4 2B 4- to 2-Bit Priority Encoder, Bus Version
- E4 2EB 4- to 2-Bit Priority Encoder with Enable, Bus Version
- E4 2ES 4- to 2-Bit Priority Encoder with Enable, Single Pin Version
- E4 2S 4- to 2-Bit Priority Encoder, Single Pin Version
- E8 3B 8- to 3-Bit Priority Encoder, Bus Version
- E8 3EB 8-to 3-Bit Priority Encoder with Enable, Bus Version
- E8 3ES 8- to 3-Bit Priority Encoder with Enable, Single Pin Version
- E8 3S 8- to 3-Bit Priority Encoder, Single Pin Version
- E10 4B Binary-Coded-Decimal (BCD) Encoder, Bus Version
- E10 4EB Binary-Coded-Decimal (BCD) Encoder with Enable, Bus Version
- E10 4ES Binary-Coded-Decimal (BCD) Encoder with Enable, Single Pin Version
- E10 4S Binary-Coded-Decimal (BCD) Encoder, Single Pin Version
- E16 4B 16- to 4-Bit Priority Encoder, Bus Version
- E16 4EB 16- to 4-Bit Priority Encoder with Enable, Bus Version
- E16 4ES 16- to 4-Bit Priority Encoder with Enable, Single Pin Version
- E16 4S 16- to 4-Bit Priority Encoder, Single Pin Version
- E32 5B 32- to 5-Bit Priority Encoder, Bus Version
- E32 5EB 32- to 5-Bit Priority Encoder with Enable, Bus Version


## Flip-Flop

General and multi function flip-flops are available as follows:

- FD
- FD2B
- FD2CB
- FD2CEB
- FD2CES
- FD2CPB
- FD2CPEB
- FD2CPES
- FD2CPS
- FD2CS
- FD2EB
- FD2ES
- FD2PB
- FD2PEB
- FD2PES 2-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version
- FD2PS
- FD2RB
- FD2REB
- FD2RES
- FD2RS
- FD2RSB
- FD2RSEB
- FD2RSES
- FD2RSS 2-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- FD2S
- FD2SB
- FD2SEB
- FD2SES
- FD2SRB
- FD2SREB
- FD2SRES
- FD2SRS
- FD2SS
- FD4B
- FD4CB
- FD4CEB
- FD4CES
- FD4CPB
- FD4CPEB
- FD4CPES
- FD4CPS
- FD4CS
- FD4EB
- FD4ES
- FD4PB
- FD4PEB
- FD4PES
- FD4PS
- FD4RB
- FD4REB

2-Bit D-Type Flip-Flop, Single Pin Version
2-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
2-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
2-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
2-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
2-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
2-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
2-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
4-Bit D-Type Flip-Flop, Bus Version
4-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
4-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
4-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin Version
4-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
4-Bit D Flip-Flop with Clock Enable, Bus Version
4-Bit D Flip-Flop with Clock Enable, Single Pin Version
4-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version

4-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version
4-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
4-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version

- FD4RES
- FD4RS
- FD4RSB
- FD4RSEB
- FD4RSES
- FD4RSS
- FD4S
- FD4SB
- FD4SEB
- FD4SES
- FD4SRB
- FD4SREB
- FD4SRES
- FD4SRS
- FD4SS
- FD8B
- FD8CB
- FD8CEB
- FD8CES
- FD8CPB
- FD8CPEB
- FD8CPES
- FD8CPS
- FD8CS
- FD8EB
- FD8ES
- FD8PB

4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version

4-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
4-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
4-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version

4-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version

4-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
4-Bit D-Type Flip-Flop, Single Pin Version
4-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version

4-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version

4-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
4-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version

4-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
4-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
4-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
8-Bit D-Type Flip-Flop, Bus Version
8-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version

8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
8-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Single Pin Version
8-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Single Pin Version
8-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
8-Bit D Flip-Flop with Clock Enable, Bus Version
8-Bit D Flip-Flop with Clock Enable, Single Pin Version
8-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version

- FD8PEB
- FD8PES
- FD8PS
- FD8RB
- FD8REB
- FD8RES
- FD8RS
- FD8RSB
- FD8RSEB
- FD8RSES
- FD8RSS
- FD8S
- FD8SB
- FD8SEB
- FD8SES
- FD8SRB
- FD8SREB
- FD8SRES
- FD8SRS
- FD8SS
- FD16B
- FD16CB
- FD16CEB
- FD16CES
- FD16CPB
- FD16CPEB

8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus
Version
8-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version

8-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version

8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
8-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version
8-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
8-Bit D-Type Flip-Flop, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
8-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version

8-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
8-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
8-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version
8-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
16-Bit D-Type Flip-Flop, Bus Version
16-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version

16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Single Pin Version
16-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version 16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version

- FD16CPES
- FD16CPS
- FD16CS
- FD16EB
- FD16ES
- FD16PB
- FD16PEB
- FD16PES
- FD16PS
- FD16RB
- FD16REB
- FD16RES
- FD16RS
- FD16RSB
- FD16RSEB
- FD16RSES
- FD16RSS
- FD16S
- FD16SB
- FD16SEB
- FD16SES
- FD16SRB
- FD16SREB
- FD16SRES
- FD16SRS

16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and
Clear, Single Pin Version Version

16-Bit D-Type Flip-Flop with Asynchronous Clear, Single Pin Version
16-Bit D Flip-Flop with Clock Enable, Bus Version
16-Bit D Flip-Flop with Clock Enable, Single Pin Version
16-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version

16-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Single Pin Version

16-Bit D-Type Flip-Flop with Asynchronous Preset, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version

16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Single Pin Version

16-Bit D-Type Flip-Flop with Synchronous Reset, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
16-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version

16-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version

16-Bit D-Type Flip-Flop, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
16-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
16-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
16-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Single Pin Version
16-Bit D-Type Flip-Flop with Synchronous Set and Reset, Single Pin Version

- FD16SS
- FD32B
- FD32CB
- FD32CEB
- FD32CPB
- FD32CPEB
- FD32EB
- FD32PB
- FD32PEB
- FD32RB
- FD32REB
- FD32RSB
- FD32RSEB
- FD32SB
- FD32SEB
- FD32SRB
- FD32SREB
- FD 1
- FDC
- FDC 1
- FDCE
- FDCE 1
- FDCEN
- FDCN
- FDCP
- FDCP 1
- FDCPE

16-Bit D-Type Flip-Flop with Synchronous Set, Single Pin Version
32-Bit D-Type Flip-Flop, Bus Version
32-Bit D-Type Flip-Flop with Asynchronous Clear, Bus Version
32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Clear, Bus Version
32-Bit D-Type Flip-Flop with Asynchronous Preset and Clear, Bus Version
32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear, Bus Version
32-Bit D Flip-Flop with Clock Enable, Bus Version
32-Bit D-Type Flip-Flop with Asynchronous Preset, Bus Version
32-Bit D-Type Flip-Flop with Clock Enable and Asynchronous Preset, Bus Version

32-Bit D-Type Flip-Flop with Synchronous Reset, Bus Version
32-Bit D-Type Flip-Flop with Clock Enable and Synchronous Reset, Bus Version

32-Bit D-Type Flip-Flop with Synchronous Reset and Set, Bus Version
32-Bit D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable, Bus Version

32-Bit D-Type Flip-Flop with Synchronous Set, Bus Version
32-Bit D-Type Flip-Flop with Clock Enable and Synchronous Set, Bus Version
32-Bit D-Type Flip-Flop with Synchronous Set and Reset, Bus Version
32-Bit D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable, Bus Version
D-Type Negative Edge Flip-Flop
D-Type Flip-Flop with Asynchronous Clear
D-Type Negative Edge Flip-Flop with Asynchronous Clear
D-Type Flip-Flop with Clock Enable and Asynchronous Clear
D-Type Negative Edge Flip-Flop with Clock Enable, Asynchronous Clear and Dual output
D-Type Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs

D-Type Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted Outputs

D-Type Flip-Flop with Asynchronous Preset and Clear
D-Type Negative Edge Flip-Flop with Asynchronous Preset and Clear
D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear

- FDCPE 1 D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset and Clear
- FDCPEN D-Type Flip-Flop with Clock Enable, Asynchronous Preset, Clear and Inverted and Non-Inverted Outputs
- FDCPN D-Type Flip-Flop with Asynchronous Preset, Clear and Inverted and NonInverted Outputs
- FDE

D Flip-Flop with Clock Enable

- FDE 1

D Negative Edge Flip-Flop with Clock Enable
D Flip-Flop with Clock Enable and Inverted and Non-Inverted Outputs
D-Type Flip-Flop with Inverted and Non-Inverted Outputs
D-Type Flip-Flop with Asynchronous Preset
FDP
D-Type Negative Edge Flip-Flop with Asynchronous Preset

- FDPE D-Type Flip-Flop with Clock Enable and Asynchronous Preset
- FDPE 1 D-Type Flip-Flop with Clock Enable and Asynchronous Preset
- FDPEN D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Inverted and Non-Inverted Outputs
- FDPN D-Type Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs
- FDR
- FDR 1

D-Type Flip-Flop with Synchronous Reset
D-Type Negative Edge Flip-Flop with Synchronous Reset

- FDRE

D-Type Flip-Flop with Clock Enable and Synchronous Reset

- FDRE 1

D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Reset

- FDREN

D-Type Flip-Flop with Clock Enable Synchronous Reset and Inverted and Non-Inverted Outputs

- FDRN D-Type Flip-Flop with Synchronous Reset and Inverted and Non-Inverted Outputs
- FDRS D-Type Flip-Flop with Synchronous Reset and Set, Single Pin Version
- FDRS 1

D-Type Negative Edge Flip-Flop with Synchronous Reset and Set

- FDRSE

D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable

- FDRSE 1 D-Type Negative Edge Flip-Flop with Synchronous Reset and Set and Clock Enable
- FDRSEN D-Type Flip-Flop with Synchronous Reset and Set, Clock Enable and Inverted and Non-Inverted Outputs
- FDRSN D-Type Flip-Flop with Synchronous Reset, Set and Inverted and NonInverted Outputs
- FDS

D-Type Flip-Flop with Synchronous Set, Single Pin Version

- FDS 1

D-Type Negative Edge Flip-Flop with Synchronous Set

- FDSE
- FDSE 1
- FDSEN
- FDSN
- FDSR
- FDSR 1
- FDSRE
- FDSRE 1
- FDSREN
- FDSRN
- FJKC
- FJKC 1
- FJKCE
- FJKCE 1
- FJKCEN
- FJKCN
- FJKCP
- FJKCP 1
- FJKCPE
- FJKCPE 1
- FJKCPEN
- FJKCPN
- FJKP
- FJKP 1
- FJKPE
- FJKPE 1
- FJKPEN
- FJKPN

D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Set
D-Type Flip-Flop with Clock Enable Synchronous Set and Inverted and Non-Inverted Outputs
D-Type Flip-Flop with Synchronous Set and Inverted and Non-Inverted Outputs
D-Type Flip-Flop with Synchronous Set and Reset
D-Type Negative Edge Flip-Flop with Synchronous Set and Reset
D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable
D-Type Negative Edge Flip-Flop with Synchronous Set and Reset and Clock Enable
D-Type Flip-Flop with Synchronous Set, Reset, Clock Enable and Inverted and Non-Inverted Outputs
D-Type Flip-Flop with Synchronous Set, Reset and Inverted and NonInverted Outputs
J-K Flip-Flop with Asynchronous Clear
J-K Negative Edge Flip-Flop with Asynchronous Clear
J-K Flip-Flop with Clock Enable and Asynchronous Clear
J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear
J-K Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
J-K Flip-Flop with Asynchronous Clear and Inverted and Non-Inverted Outputs
J-K Flip-Flop with Asynchronous Clear and Preset
J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset
J-K Flip-Flop with Asynchronous Clear and Preset and Clock Enable
J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset and Clock Enable

J-K Flip-Flop with Asynchronous Clear, Preset, Clock Enable and Inverted and Non-Inverted Outputs
J-K Flip-Flop with Asynchronous Clear, Preset and Inverted and NonInverted Outputs
J-K Flip-Flop with Asynchronous Preset
J-K Negative Edge Flip-Flop with Asynchronous Preset
J-K Flip-Flop with Clock Enable and Asynchronous Preset
J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset
J-K Flip-Flop with Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs
J-K Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs

- FJKRSE J-K Flip-Flop with Clock Enable and Synchronous Reset and Set
- FJKRSE 1 J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Reset and Set
- FJKRSEN J-K Flip-Flop with Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs
- FJKSRE J-K Flip-Flop with Clock Enable and Synchronous Set and Reset
- FJKSRE 1 J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Set and Reset
- FJKSREN J-K Flip-Flop with Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs
- FTC Toggle Flip-Flop with Toggle Enable and Asynchronous Clear
- FTC 1 Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Clear
- FTCE Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- FTCE 1 Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- FTCEN Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- FTCLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- FTCLE 1 Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Clear
- FTCLEN Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- FTCN Toggle Flip-Flop with Toggle Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs
- FTCP Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset
- FTCP 1
- FTCPE
- FTCPE 1
- FTCPEN
- FTCPLE
- FTCPLE 1

Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset

Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs
Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

Loadable Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

- FTCPLEN
- FTCPN
- FTP
- FTP 1
- FTPE
- FTPE 1
- FTPEN
- FTPLE
- FTPLE 1
- FTPLEN
- FTPN
- FTRSE
- FTRSE 1
- FTRSEN
- FTRSLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set
- FTRSLE 1 Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set
- FTRSLEN Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs
- FTSRE Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSRE 1
- FTSREN
- FTSRLE Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSRLE 1 Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset
- FTSRLEN

Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs

## FPGA Generic Library Guide

## JTAG

- NEXUS JTAG PORT Soft Nexus-Chain Connector


## Latch

Various latches are available as follows:

- LD Transparent Data Latch
- LD2B 2-Bit Transparent Data Latch, Bus Version
- LD2CEB 2-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD2CES 2-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD2S 2-Bit Transparent Data Latch, Single Pin Version
- LD3B 3-Bit Transparent Data Latch, Bus Version
- LD3S 3-Bit Transparent Data Latch, Single Pin Version
- LD4B 4-Bit Transparent Data Latch, Bus Version
- LD4CEB 4-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD4CES 4-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD4S 4-Bit Transparent Data Latch, Single Pin Version
- LD8B 8-Bit Transparent Data Latch, Bus Version
- LD8CEB 8-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD8CES 8-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD8S 8-Bit Transparent Data Latch, Single Pin Version
- LD16B 16-Bit Transparent Data Latch, Bus Version
- LD16CEB 16-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD16CES 16-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Single Pin Version
- LD16S

16-Bit Transparent Data Latch, Single Pin Version

- LD32B

32-Bit Transparent Data Latch, Bus Version

- LD32CEB 32-Bit Transparent Data Latch with Asynchronous Clear and Gate Enable, Bus Version
- LD 1 Transparent Data Latch with Inverted Gate
- LDC Transparent Data Latch with Asynchronous Clear
- LDC 1 Transparent Data Latch with Asynchronous Clear and Inverted Gate
- LDCE Transparent Data Latch with Asynchronous Clear and Gate Enable
- LDCE 1 Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate
- LDCP Transparent Data Latch with Asynchronous Clear and Preset
- LDCP 1 Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate
- LDCPE Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable
- LDCPE 1 Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate
- LDE Transparent Data Latch with Gate Enable
- LDE 1 Transparent Data Latch with Gate Enable and Inverted Gate
- LDP Transparent Data Latch with Asynchronous Preset
- LDP 1 Transparent Data Latch with Asynchronous Preset and Inverted Gate
- LDPE Transparent Data Latch with Asynchronous Preset and Gate Enable
- LDPE 1 Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate


## Logic Primitive

Basic building block logic primitives are available under the following sub classes:

- AND Gates
- Inverters
- NAND Gates
- NOR Gates
- OR Gates
- Sum of Product
- True/Complement
- XNOR Gates
- XOR Gates


## AND Gates

Various inputs and dual output AND Gates are available as follows:

- AND2B 2-Input AND Gate, Bus Version
- AND2DB 2-Input AND/NAND Gate, Bus Version
- AND2DS 2-Input AND/NAND Gate, Single Pin Version
- AND2N1B 2-Input AND Gate with Active Low A Input, Bus Version
- AND2N1S 2-Input AND Gate with Active Low A Input, Single Pin Version
- AND2N2B 2-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND2N2S 2-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND2S 2-Input AND Gate, Single Pin Version
- AND3B 3-Input AND Gate, Bus Version
- AND3DB 3-Input AND/NAND Gate, Bus Version
- AND3DS 3-Input AND/NAND Gate, Single Pin Version
- AND3N1B 3-Input AND Gate with Active Low A Input, Bus Version
- AND3N1S 3-Input AND Gate with Active Low A Input, Single Pin Version
- AND3N2B 3-Input AND Gate with Active Low A and B Inputs, Bus Version
- AND3N2S 3-Input AND Gate with Active Low A and B Inputs, Single Pin Version
- AND3N3B 3-Input AND Gate with Active Low A, B and C Inputs, Bus Version
- AND3N3S 3-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
- AND3S 3-Input AND Gate, Single Pin Version
- AND4B 4-Input AND Gate, Bus Version
- $\quad$ AND4DB
- AND4DS
- AND4N1B
- AND4N1S
- AND4N2B
- AND4N2S
- $\quad$ AND4N3B
- AND4N3S
- AND4N4B
- AND4N4S
- $\quad \underline{\text { AND4S }}$
- AND5B
- AND5N1B
- AND5N1S
- AND5N2B
- AND5N2S
- AND5N3B
- AND5N3S
- AND5N4B
- AND5N4S
- AND5N5B
- AND5N5S
- AND5S
- AND6B
- $\quad$ AND6S
- AND7B
- $\quad$ AND7S
- AND8B
- $\quad$ AND8S
- AND9B
- AND9S
- AND12B
- AND12S
- AND16B
- $\quad \underline{\text { AND16S }}$

4-Input AND/NAND Gate, Bus Version
4-Input AND/NAND Gate, Single Pin Version
4-Input AND Gate with Active Low A Input, Bus Version
4-Input AND Gate with Active Low A Input, Single Pin Version
4-Input AND Gate with Active Low A and B Inputs, Bus Version
4-Input AND Gate with Active Low A and B Inputs, Single Pin Version
4-Input AND Gate with Active Low A, B and C Inputs, Bus Version
4-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
4-Input AND Gate with Active Low A, B, C and D Inputs, Bus Version
4-Input AND Gate with Active Low A, B, C and D Inputs, Single Pin Version
4-Input AND Gate, Single Pin Version
5-Input AND Gate, Bus Version
5-Input AND Gate with Active Low A Input, Bus Version
5-Input AND Gate with Active Low A Input, Single Pin Version
5-Input AND Gate with Active Low A and B Inputs, Bus Version
5-Input AND Gate with Active Low A and B Inputs, Single Pin Version
5-Input AND Gate with Active Low A, B and C Inputs, Bus Version
5-Input AND Gate with Active Low A, B and C Inputs, Single Pin Version
5-Input AND Gate with Active Low A, B, C and D Inputs, Bus Version
5-Input AND Gate with Active Low A, B, C and D Inputs, Single Pin Version
5-Input AND Gate with Active Low A, B, C, D and E Inputs, Bus Version
5-Input AND Gate with Active Low A, B, C, D and E Inputs, Single Pin Version

5-Input AND Gate, Single Pin Version
6-Input AND Gate, Bus Version
6-Input AND Gate, Single Pin Version
7-Input AND Gate, Bus Version
7-Input AND Gate, Single Pin Version
8-Input AND Gate, Bus Version
8-Input AND Gate, Single Pin Version
9-Input AND Gate, Bus Version
9-Input AND Gate, Single Pin Version
12-Input AND Gate, Bus Version
12-Input AND Gate, Single Pin Version
16-Input AND Gate, Bus Version
16-Input AND Gate, Single Pin Version

- $\underline{\text { AND32B }}$ 32-Input AND Gate, Bus Version


## Inverters

Various inverters are available as follows:

- INV
- INV2B 2-Bit Inverter, Bus Version
- INV2S 2-Bit Inverter, Single Pin Version
- INV3B 3-Bit Inverter, Bus Version
- INV3S 3-Bit Inverter, Single Pin Version
- INV4B 4-Bit Inverter, Bus Version
- INV4S 4-Bit Inverter, Single Pin Version
- INV5B 5-Bit Inverter, Bus Version
- INV5S 5-Bit Inverter, Single Pin Version
- INV6B 6-Bit Inverter, Bus Version
- INV6S 6-Bit Inverter, Single Pin Version
- INV7B 7-Bit Inverter, Bus Version
- INV7S 7-Bit Inverter, Single Pin Version
- INV8B 8-Bit Inverter, Bus Version
- INV8S 8-Bit Inverter, Single Pin Version
- INV9B 9-Bit Inverter, Bus Version
- INV9S 9-Bit Inverter, Single Pin Version
- INV10B 10-Bit Inverter, Bus Version
- INV10S 10-Bit Inverter, Single Pin Version
- INV12B 12-Bit Inverter, Bus Version
- INV12S 12-Bit Inverter, Single Pin Version
- INV16B 16-Bit Inverter, Bus Version
- INV16S 16-Bit Inverter, Single Pin Version
- INV32B 32-Bit Inverter, Bus Version


## NAND Gates

Various input NAND Gates are available as follows:

- NAND2B 2-Input NAND Gate, Bus Version
- NAND2N1B 2-Input NAND Gate with Active Low A Input, Bus Version
- NAND2N1S 2-Input NAND Gate with Active Low A Input, Single Pin Version
- NAND2N2B
- NAND2N2S
- NAND2S
- NAND3B
- NAND3N1B
- NAND3N1S
- NAND3N2B
- NAND3N2S
- NAND3N3B
- NAND3N3S
- NAND3S
- NAND4B
- NAND4N1B
- NAND4N1S
- NAND4N2B
- NAND4N2S
- NAND4N3B
- NAND4N3S
- NAND4N4B
- NAND4N4S
- NAND4S
- NAND5B
- NAND5N1B
- NAND5N1S
- NAND5N2B
- NAND5N2S
- NAND5N3B
- NAND5N3S
- NAND5N4B
- NAND5N4S
- NAND5N5B
- NAND5N5S
- NAND5S
- NAND6B

2-Input NAND Gate with Active Low A and B Inputs, Bus Version
2-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
2-Input NAND Gate, Single Pin Version
3-Input NAND Gate, Bus Version
3-Input NAND Gate with Active Low A Input, Bus Version
3-Input NAND Gate with Active Low A Input, Single Pin Version
3-Input NAND Gate with Active Low A and B Inputs, Bus Version
3-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
3-Input NAND Gate with Active Low A, B and C Inputs, Bus Version
3-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version
3-Input NAND Gate, Single Pin Version
4-Input NAND Gate, Bus Version
4-Input NAND Gate with Active Low A Input, Bus Version
4-Input NAND Gate with Active Low A Input, Single Pin Version
4-Input NAND Gate with Active Low A and B Inputs, Bus Version
4-Input NAND Gate with Active Low A and B Inputs, Single Pin Version
4-Input NAND Gate with Active Low A, B and C Inputs, Bus Version
4-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version
4-Input NAND Gate with Active Low A, B, C and D Inputs, Bus Version
4-Input NAND Gate with Active Low A, B, C and D Inputs, Single Pin Version
4-Input NAND Gate, Single Pin Version
5-Input NAND Gate, Bus Version
5-Input NAND Gate with Active Low A Input, Bus Version
5-Input NAND Gate with Active Low A Input, Single Pin Version
5-Input NAND Gate with Active Low A and B Inputs, Bus Version 5-Input NAND Gate with Active Low A and B Inputs, Single Pin Version 5-Input NAND Gate with Active Low A, B and C Inputs, Bus Version 5-Input NAND Gate with Active Low A, B and C Inputs, Single Pin Version 5-Input NAND Gate with Active Low A, B, C and D Inputs, Bus Version
5-Input NAND Gate with Active Low A, B, C and D Inputs, Single Pin Version
5-Input NAND Gate with Active Low A, B, C, D and E Inputs, Bus Version
5-Input NAND Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
5-Input NAND Gate, Single Pin Version
6-Input NAND Gate, Bus Version

- NAND6S 6-Input NAND Gate, Single Pin Version
- NAND7B 7-Input NAND Gate, Bus Version
- NAND7S 7-Input NAND Gate, Single Pin Version
- NAND8B 8-Input NAND Gate, Bus Version
- NAND8S 8-Input NAND Gate, Single Pin Version
- NAND9B 9-Input NAND Gate, Bus Version
- NAND9S 9-Input NAND Gate, Single Pin Version
- NAND12B 12-Input NAND Gate, Bus Version
- NAND12S 12-Input NAND Gate, Single Pin Version
- NAND16B

16-Input NAND Gate, Bus Version

- NAND16S
- NAND32B

D32B

16-Input NAND Gate, Single Pin Version
32-Input NAND Gate, Bus Version

## NOR Gates

Various input NOR Gates are available as follows:

- NOR2B 2-Input NOR Gate, Bus Version
- NOR2N1B 2-Input NOR Gate with Active Low A Input, Bus Version
- NOR2N1S 2-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR2N2B 2-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR2N2S 2-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- NOR2S 2-Input NOR Gate, Single Pin Version
- NOR3B 3-Input NOR Gate, Bus Version
- NOR3N1B 3-Input NOR Gate with Active Low A Input, Bus Version
- NOR3N1S 3-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR3N2B 3-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR3N2S 3-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- NOR3N3B 3-Input NOR Gate with Active Low A, B and C Inputs, Bus Version
- NOR3N3S 3-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- NOR3S 3-Input NOR Gate, Single Pin Version
- NOR4B 4-Input NOR Gate, Bus Version
- NOR4N1B 4-Input NOR Gate with Active Low A Input, Bus Version
- NOR4N1S 4-Input NOR Gate with Active Low A Input, Single Pin Version
- NOR4N2B 4-Input NOR Gate with Active Low A and B Inputs, Bus Version
- NOR4N2S 4-Input NOR Gate with Active Low A and B Inputs, Single Pin Version
- NOR4N3B 4-Input NOR Gate with Active Low A, B and C Inputs, Bus Version
- NOR4N3S
- NOR4N4B
- NOR4N4S
- NOR4S
- NOR5B
- NOR5N1B
- NOR5N1S
- NOR5N2B
- NOR5N2S
- NOR5N3B
- NOR5N3S
- NOR5N4B
- NOR5N4S
- NOR5N5B
- NOR5N5S
- NOR5S
- NOR6B
- NOR6S
- NOR7B
- NOR7S
- NOR8B
- NOR8S
- NOR9B
- NOR9S
- NOR12B
- NOR12S
- NOR16B
- NOR16S
- NOR32B

4-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version 4-Input NOR Gate with Active Low A, B, C and D Inputs, Bus Version 4-Input NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version 4-Input NOR Gate, Single Pin Version 5-Input NOR Gate, Bus Version

5-Input NOR Gate with Active Low A Input, Bus Version
5-Input NOR Gate with Active Low A Input, Single Pin Version
5-Input NOR Gate with Active Low A and B Inputs, Bus Version 5-Input NOR Gate with Active Low A and B Inputs, Single Pin Version 5-Input NOR Gate with Active Low A, B and C Inputs, Bus Version 5-Input NOR Gate with Active Low A, B and C Inputs, Single Pin Version 5-Input NOR Gate with Active Low A, B, C and D Inputs, Bus Version 5-Input NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version 5-Input NOR Gate with Active Low A, B, C, D and E Inputs, Bus Version 5-Input NOR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
5-Input NOR Gate, Single Pin Version
6-Input NOR Gate, Bus Version
6-Input NOR Gate, Single Pin Version
7-Input NOR Gate, Bus Version
7-Input NOR Gate, Single Pin Version
8-Input NOR Gate, Bus Version
8-Input NOR Gate, Single Pin Version
9-Input NOR Gate, Bus Version
9-Input NOR Gate, Single Pin Version
12-Input NOR Gate, Bus Version
12-Input NOR Gate, Single Pin Version
16-Input NOR Gate, Bus Version
12-Input NOR Gate, Single Pin Version
32-Input NOR Gate, Bus Version

## OR Gates

Various input OR Gates are available as follows:

- OR2B 2-Input OR Gate, Bus Version
- OR2DB 2-Input OR/NOR Gate, Bus Version
- OR2DS
- OR2N1B
- OR2N1S
- OR2N2B
- OR2N2S
- OR2S
- OR3B
- OR3DB
- OR3DS
- OR3N1B
- OR3N1S
- OR3N2B
- OR3N2S
- OR3N3B
- OR3N3S
- OR3S
- OR4B
- OR4DB
- OR4DS
- OR4N1B
- OR4N1S
- OR4N2B
- OR4N2S
- OR4N3B
- OR4N3S
- OR4N4B
- OR4N4S
- OR4S
- OR5B
- OR5N1B
- OR5N1S
- OR5N2B
- OR5N2S
- OR5N3B
- OR5N3S
- OR5N4B

2-Input OR/NOR Gate, Single Pin Version
2-Input OR Gate with Active Low A Input, Bus Version
2-Input OR Gate with Active Low A Input, Single Pin Version 2-Input OR Gate with Active Low A and B Inputs, Bus Version
2-Input OR Gate with Active Low A and B Inputs, Single Pin Version
2-Input OR Gate, Single Pin Version
3-Input OR Gate, Bus Version
3-Input OR/NOR Gate, Bus Version
3-Input OR/NOR Gate, Single Pin Version
3-Input OR Gate with Active Low A Input, Bus Version
3-Input OR Gate with Active Low A Input, Single Pin Version
3-Input OR Gate with Active Low A and B Inputs, Bus Version
3-Input OR Gate with Active Low A and B Inputs, Single Pin Version
3-Input OR Gate with Active Low A, B and C Inputs, Bus Version
3-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
3-Input OR Gate, Single Pin Version
4-Input OR Gate, Bus Version
4-Input OR/NOR Gate, Bus Version
4-Input OR/NOR Gate, Single Pin Version
4-Input OR Gate with Active Low A Input, Bus Version
4-Input OR Gate with Active Low A Input, Single Pin Version
4-Input OR Gate with Active Low A and B Inputs, Bus Version
4-Input OR Gate with Active Low A and B Inputs, Single Pin Version
4-Input OR Gate with Active Low A, B and C Inputs, Bus Version
4-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
4-Input OR Gate with Active Low A, B, C and D Inputs, Bus Version
4-Input OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
4-Input OR Gate, Single Pin Version
5-Input OR Gate, Bus Version
5-Input OR Gate with Active Low A Input, Bus Version
5-Input OR Gate with Active Low A Input, Single Pin Version
5-Input OR Gate with Active Low A and B Inputs, Bus Version
5-Input OR Gate with Active Low A and B Inputs, Single Pin Version
5-Input OR Gate with Active Low A, B and C Inputs, Bus Version
5-Input OR Gate with Active Low A, B and C Inputs, Single Pin Version
5-Input OR Gate with Active Low A, B, C and D Inputs, Bus Version

- OR5N4S
- OR5N5B
- OR5N5S
- OR5S
- OR6B
- OR6S
- OR7B
- OR7S
- OR8B
- OR8S
- OR9B
- OR9S
- OR12B
- OR12S
- OR16B
- OR16S
- OR32B

5-Input OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
5-Input OR Gate with Active Low A, B, C, D and E Inputs, Bus Version
5-Input OR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
5-Input OR Gate, Single Pin Version
6-Input OR Gate, Bus Version
6-Input OR Gate, Single Pin Version
7-Input OR Gate, Bus Version
7-Input OR Gate, Single Pin Version
8-Input OR Gate, Bus Version
8-Input OR Gate, Single Pin Version
9-Input OR Gate, Bus Version
9-Input OR Gate, Single Pin Version
12-Input OR Gate, Bus Version
12-Input OR Gate, Single Pin Version
16-Input OR Gate, Bus Version
16-Input OR Gate, Single Pin Version
32-Input OR Gate, Bus Version

## Sum of Product

Sum of product components are available as follows:

- SOP2 2B Sum of Product, two 2-inputs AND-OR-INVERT Gates Combination, Bus Version
- SOP2 2S Sum of Product, two 2-inputs AND-OR-INVERT Gates Combination, Single Pin Version
- SOP2 3B Sum of Product, two 3-inputs AND-OR-INVERT Gates Combination, Bus Version
- SOP2 3S Sum of Product, two 3-inputs AND-OR-INVERT Gates Combination, Single Pin Version
- SOP2 4B Sum of Product, two 4-Inputs AND-OR-INVERT Gates Combination, Bus Version
- SOP2 4S Sum of Product, two 4-Inputs AND-OR-INVERT Gates Combination, Single Pin Version
- SOP4 2B Sum of Product, four 2-inputs AND-OR-INVERT Gates Combination, Bus Version
- SOP4 2S Sum of Product, four 2-inputs AND-OR-INVERT Gates Combination, Single Pin Version


## True/Complement

True/Complement

- TCZO True/Complement, Zero/One Element


## XNOR Gates

Various input XNOR Gates are available as follows:

- XNOR2B 2-Input Exclusive-NOR Gate, Bus Version
- XNOR2N1B 2-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- XNOR2N1S 2-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- XNOR2N2B 2-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- XNOR2N2S 2-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- XNOR2S 2-Input Exclusive-NOR Gate, Single Pin Version
- XNOR3B 3-Input Exclusive-NOR Gate, Bus Version
- XNOR3N1B 3-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- XNOR3N1S 3-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- XNOR3N2B 3-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- XNOR3N2S 3-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- XNOR3N3B 3-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
- XNOR3N3S 3-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- XNOR3S 3-Input Exclusive-NOR Gate, Single Pin Version
- XNOR4B 4-Input Exclusive-NOR Gate, Bus Version
- XNOR4N1B 4-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
- XNOR4N1S 4-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version
- XNOR4N2B 4-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version
- XNOR4N2S 4-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
- XNOR4N3B 4-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
- XNOR4N3S 4-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version
- XNOR4N4B
- XNOR4N4S
- XNOR4S
- XNOR5B
- XNOR5N1B
- XNOR5N1S
- XNOR5N2B
- XNOR5N2S
- XNOR5N3B
- XNOR5N3S
- XNOR5N4B
- XNOR5N4S
- XNOR5N5B
- XNOR5N5S
- XNOR5S
- XNOR6B
- XNOR6S
- XNOR7B
- XNOR7S
- XNOR8B
- XNOR8S
- XNOR9B
- XNOR9S
- XNOR12B
- XNOR12S
- XNOR16B
- XNOR16S
- XNOR32B

4-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Bus Version
4-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Single
Pin Version
4-Input Exclusive-NOR Gate, Single Pin Version
5-Input Exclusive-NOR Gate, Bus Version
5-Input Exclusive-NOR Gate with Active Low A Input, Bus Version
5-Input Exclusive-NOR Gate with Active Low A Input, Single Pin Version 5-Input Exclusive-NOR Gate with Active Low A and B Inputs, Bus Version 5-Input Exclusive-NOR Gate with Active Low A and B Inputs, Single Pin Version
5-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Bus Version
5-Input Exclusive-NOR Gate with Active Low A, B and C Inputs, Single Pin Version
5-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Bus Version

5-Input Exclusive-NOR Gate with Active Low A, B, C and D Inputs, Single Pin Version
5-Input Exclusive-NOR Gate with Active Low A, B, C, D and E Inputs, Bus Version
5-Input Exclusive-NOR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version
5-Input Exclusive-NOR Gate, Single Pin Version
6-Input Exclusive-NOR Gate, Bus Version
6-Input Exclusive-NOR Gate, Single Pin Version
7-Input Exclusive-NOR Gate, Bus Version
7-Input Exclusive-NOR Gate, Single Pin Version
8-Input Exclusive-NOR Gate, Bus Version
8-Input Exclusive-NOR Gate, Single Pin Version
9-Input Exclusive-NOR Gate, Bus Version
9-Input Exclusive-NOR Gate, Single Pin Version
12-Input Exclusive-NOR Gate, Bus Version
12-Input Exclusive-NOR Gate, Single Pin Version
16-Input Exclusive-NOR Gate, Bus Version
16-Input Exclusive-NOR Gate, Single Pin Version
32-Input Exclusive-NOR Gate, Bus Version

## XOR Gates

Various input XOR Gates are available as follows:

- XOR2B 2-Input Exclusive-OR Gate, Bus Version
- XOR2N1B 2-Input Exclusive-OR Gate with Active Low A Input, Bus Version
- XOR2N1S 2-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- XOR2N2B 2-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version
- XOR2N2S 2-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
- XOR2S 2-Input Exclusive-OR Gate, Single Pin Version
- XOR3B 3-Input Exclusive-OR Gate, Bus Version
- XOR3N1B
- XOR3N1S
- XOR3N2B
- XOR3N2S
- XOR3N3B
- XOR3N3S
- XOR3S 3-Input Exclusive-OR Gate, Single Pin Version
- XOR4B 4-Input Exclusive-OR Gate, Bus Version
- XOR4N1B
- XOR4N1S
- XOR4N2B
- XOR4N2S
- XOR4N3B
- XOR4N3S
- XOR4N4B 4-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Bus Version
- XOR4N4S 4-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Single Pin Version
- XOR4S 4-Input Exclusive-OR Gate, Single Pin Version
- XOR5B 5-Input Exclusive-OR Gate, Bus Version
- XOR5N1B

5-Input Exclusive-OR Gate with Active Low A Input, Bus Version

- XOR5N1S 5-Input Exclusive-OR Gate with Active Low A Input, Single Pin Version
- XOR5N2B 5-Input Exclusive-OR Gate with Active Low A and B Inputs, Bus Version
- XOR5N2S
- XOR5N3B
- XOR5N3S
- XOR5N4B
- XOR5N4S
- XOR5N5B
- XOR5N5S
- XOR5S
- XOR6B
- XOR6S
- XOR7B
- XOR7S
- XOR8B
- XOR8S
- XOR9B
- XOR9S
- XOR12B
- XOR12S
- XOR16B
- XOR16S
- XOR32B

5-Input Exclusive-OR Gate with Active Low A and B Inputs, Single Pin Version
5-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Bus Version 5-Input Exclusive-OR Gate with Active Low A, B and C Inputs, Single Pin Version

5-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Bus Version

5-Input Exclusive-OR Gate with Active Low A, B, C and D Inputs, Single Pin Version

5-Input Exclusive-OR Gate with Active Low A, B, C, D and E Inputs, Bus Version

5-Input Exclusive-OR Gate with Active Low A, B, C, D and E Inputs, Single Pin Version

5-Input Exclusive-OR Gate, Single Pin Version
6-Input Exclusive-OR Gate, Bus Version
6-Input Exclusive-OR Gate, Single Pin Version
7-Input Exclusive-OR Gate, Bus Version
7-Input Exclusive-OR Gate, Single Pin Version
8-Input Exclusive-OR Gate, Bus Version
8-Input Exclusive-OR Gate, Single Pin Version
9-Input Exclusive-OR Gate, Bus Version
9-Input Exclusive-OR Gate, Single Pin Version
12-Input Exclusive-OR Gate, Bus Version
12-Input Exclusive-OR Gate, Single Pin Version
16-Input Exclusive-OR Gate, Bus Version
16-Input Exclusive-OR Gate, Single Pin Version
32-Input Exclusive-OR Gate, Bus Version

## Memory

Various memory components are available as follows:

- RAMD Dual Port Random Access Memory
- RAMDB Dual Port Random Access Memory, Byte Write Enable
- RAMDE Dual Port Random Access Memory With Enable
- RAMDEB Dual Port Random Access Memory With Enable, Byte Write Enable
- RAMDR Dual Port Random Access Memory with Reset
- RAMDRB Dual Port Random Access Memory with Reset, Byte Write Enable
- RAMDRE Dual Port Random Access Memory With Enable and Reset
- RAMDREB Dual Port Random Access Memory With Enable and Reset, Byte Write Enable
- RAMS Single Port Random Access Memory
- RAMSB Single Port Random Access Memory, Byte Write Enable
- RAMSE Single Port Random Access Memory With Enable
- RAMSEB Single Port Random Access Memory With Enable, Byte Write Enable
- RAMSR Single Port Random Access Memory with Reset
- RAMSRB Single Port Random Access Memory with Reset, Byte Write Enable
- RAMSRE Single Port Random Access Memory With Enable and Reset
- RAMSREB Single Port Random Access Memory With Enable and Reset, Byte Write Enable
- ROMD Dual Port Read Only Memory
- ROMDE Dual Port Read Only Memory With Enable
- ROMDR Dual Port Read Only Memory with Reset
- ROMDRE Dual Port Read Only Memory With Enable and Reset
- ROMS Single Port Read Only Memory
- ROMSE Single Port Read Only Memory With Enable
- ROMSR Single Port Read Only Memory with Reset
- ROMSRE Single Port Read Only Memory With Enable and Reset


## Multiplexer

Various Multiplexers and De-Multiplexers are available as follows:

- M1 B2S1 1x2-Bit Bus to 1x1-Single Wire Multiplexer
- M1 B2S1E $1 \times 2$-Bit Bus to $1 \times 1$-Single Wire Multiplexer With Enable
- M1 B4S1 1x4-Bit Bus to 1x1-Single Wire Multiplexer
- M1 B4S1 SB $1 \times 4$-Bit Bus to $1 \times 1$-Single Wire Multiplexer With Bus Version Select
- M1 B4S1E $1 \times 4$-Bit Bus to $1 \times 1$-Single Wire Multiplexer With Enable
- M1 B4S1E SB 1x4-Bit Bus to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
- M1 B8S1 1x8-Bit Bus to 1x1-Single Wire Multiplexer
- M1 B8S1 SB 1x8-Bit Bus to 1x1-Single Wire Multiplexer With Bus Version Select
- M1 B8S1E $1 \times 8$-Bit Bus to $1 \times 1$-Single Wire Multiplexer With Enable
- M1 B8S1E SB
- M1 B16S1 1x16-Bit Bus to 1x1-Single Wire Multiplexer
- M1 B16S1 SB
- M1 B16S1E
- M1 B16S1E SB Select
- M1 S1B2 1x1-Single Wire to 1x2-Bit Bus Multiplexer (Demultiplex)
- M1 S1B2E 1x1-Single Wire to 1x2-Bit Bus Multiplexer (Demultiplex) With Enable
- M1 S1B4 1x1-Single Wire to $1 \times 4$-Bit Bus Multiplexer (Demultiplex)
- M1 S1B4 SB
- M1 S1B4E $1 \times 1$-Single Wire to $1 \times 4$-Bit Bus Multiplexer (Demultiplex) With Enable
- M1 S1B4E SB $1 \times 1$-Single Wire to $1 \times 4$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M1 S1B8 1x1-Single Wire to $1 \times 8$-Bit Bus Multiplexer (Demultiplex)
- M1 S1B8 SB 1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M1 S1B8E 1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Enable
- M1 S1B8E SB 1x1-Single Wire to 1x8-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M1 S1B16 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex)
- M1 S1B16 SB 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M1 S1B16E 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Enable
- M1 S1B16E SB 1x1-Single Wire to 1x16-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M1 S1S2 1x1-Single Wire to 2x1-Single Wire Multiplexer (Demultiplex)
- M1 S1S2E 1x1-Single Wire to $2 x 1$-Single Wire Multiplexer (Demultiplex) With Enable
- M1 S1S4 1x1-Single Wire to $4 \times 1$-Single Wire Multiplexer (Demultiplex)
- M1 S1S4 SB 1x1-Single Wire to $4 \times 1$-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- M1 S1S4E $1 \times 1$-Single Wire to $4 \times 1$-Single Wire Multiplexer (Demultiplex) With Enable
- M1 S1S4E SB $1 \times 1$-Single Wire to $4 \times 1$-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M1 S1S8 1x1-Single Wire to $8 \times 1$-Single Wire Multiplexer (Demultiplex)
- M1 S1S8 SB 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- M1 S1S8E $1 \times 1$-Single Wire to $8 \times 1$-Single Wire Multiplexer (Demultiplex) With Enable
- M1 S1S8E SB 1x1-Single Wire to 8x1-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M1 S1S16 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex)
- M1 S1S16 SB 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Bus Version Select
- M1 S1S16E 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Enable
- M1 S1S16E SB 1x1-Single Wire to 16x1-Single Wire Multiplexer (Demultiplex) With Enable and Bus Version Select
- M1 S2S1 $2 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer
- M1 S2S1E $2 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer With Enable
- M1 S4S1 $4 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer
- M1 S4S1 SB
$4 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer With Bus Version Select
- M1 S4S1E $4 \times 1$-Single Wire to 1x1-Single Wire Multiplexer With Enable
- M1 S4S1E SB $4 x 1$-Single Wire to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
- M1 S8S1 $8 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer
- M1 S8S1 SB $8 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer With Bus Version Select
- M1 S8S1E $8 \times 1$-Single Wire to $1 \times 1$-Single Wire Multiplexer With Enable
- M1 S8S1E SB $8 \times 1$-Single Wire to 1x1-Single Wire Multiplexer With Enable With Bus Version Select
- M1 S16S1 16x1-Single Wire to $1 \times 1$-Single Wire Multiplexer
- M1 S16S1 SB 16x1-Single Wire to 1x1-Single Wire Multiplexer With Bus Version Select
- M1 S16S1E 16x1-Single Wire to 1x1-Single Wire Multiplexer With Enable


## FPGA Generic Library Guide

- M1 S16S1E SB 16x1-Single Wire to 1x1-Single Wire Multiplexer With Enable and Bus Version Select
- M2 B1B2 1x2-Bit Bus to 2x2-Bit Bus Multiplexer (Demultiplex)
- M2 B1B2E 1x2-Bit Bus to 2x2-Bit Bus Multiplexer (Demultiplex) With Enable
- M2 B1B4 1x2-Bit Bus to 4x2-Bit Bus Multiplexer (Demultiplex)
- M2 B1B4 SB $1 \times 2$-Bit Bus to $4 \times 2$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M2 B1B4E $1 \times 2$-Bit Bus to $4 \times 2$-Bit Bus Multiplexer (Demultiplex) With Enable
- M2 B1B4E SB
- M2 B1B8 $1 \times 2$-Bit Bus to $8 \times 2$-Bit Bus Multiplexer (Demultiplex)
- M2 B1B8 SB $\quad 1 \times 2$-Bit Bus to $8 \times 2$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M2 B1B8E 1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex) With Enable
- M2 B1B8E SB 1x2-Bit Bus to 8x2-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M2 B1B16 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex)
- M2 B1B16 SB 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M2 B1B16E 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Enable
- M2 B1B16E SB 1x2-Bit Bus to 16x2-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M2 B2B1 2x2-Bit Bus to 1x2-Bit Bus Multiplexer
- M2 B2B1E $2 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- M2 B4B1 $4 \times 2$-Bit Bus to $1 \times 2$-Bit Bus Multiplexer
- M2 B4B1 SB $4 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- M2 B4B1E $4 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- M2 B4B1E SB 4x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable With Bus Version Select
- M2 B8B1 $8 x 2$-Bit Bus to 1x2-Bit Bus Multiplexer
- M2 B8B1 SB $8 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- M2 B8B1E $8 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- M2 B8B1E SB 8x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable With Bus Version Select
- M2 B16B1 16x2-Bit Bus to 1x2-Bit Bus Multiplexer
- M2 B16B1 SB 16x2-Bit Bus to 1x2-Bit Bus Multiplexer With Bus Version Select
- M2 B16B1E $16 \times 2$-Bit Bus to 1x2-Bit Bus Multiplexer With Enable
- M2 B16B1E SB 16x2-Bit Bus to 1x2-Bit Bus Multiplexer With Enable and Bus Version Select
- M2 S1S2 1x2-Single Wire to 2x2-Single Wire Multiplexer (Demultiplex)
- M2 S1S2E $1 \times 2$-Single Wire to $2 x 2$-Single Wire Multiplexer (Demultiplex) With Enable
- M2 S1S4 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex)
- M2 S1S4 SB
- M2 S1S4E 1x2-Single Wire to 4x2-Single Wire Multiplexer (Demultiplex) With Enable
- M2 S1S4E SB 1x2-Single Wire to $4 \times 2$-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M2 S1S8 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex)
- M2 S1S8 SB
- M2 S1S8E 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex) With Enable
- M2 S1S8E SB 1x2-Single Wire to 8x2-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M2 S2S1 $2 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer
- M2 S2S1E $2 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer With Enable
- M2 S4S1 $4 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer
- M2 S4S1 SB $4 \times 2$-Single Wire to 1x2-Single Wire Multiplexer With Bus Version Select
- M2 S4S1E $4 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer With Enable
- M2 S4S1E SB $4 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer With Enable With Bus Version Select
- M2 S8S1 $8 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer
- M2 S8S1 SB $8 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer With Bus Version Select
- M2 S8S1E $8 \times 2$-Single Wire to $1 \times 2$-Single Wire Multiplexer With Enable
- M2 S8S1E SB 8x2-Single Wire to 1x2-Single Wire Multiplexer With Enable With Bus Version Select
- M3 B1B2 1x3-Bit Bus to 2x3-Bit Bus Multiplexer (Demultiplex)
- M3 B1B2E $1 \times 3$-Bit Bus to $2 x 3$-Bit Bus Multiplexer (Demultiplex) With Enable
- M3 B1B4 $1 \times 3$-Bit Bus to $4 x 3$-Bit Bus Multiplexer (Demultiplex)
- M3 B1B4 SB $1 \times 3$-Bit Bus to $4 \times 3$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M3 B1B4E $1 \times 3$-Bit Bus to $4 \times 3$-Bit Bus Multiplexer (Demultiplex) With Enable
- M3 B1B4E SB $1 \times 3$-Bit Bus to $4 \times 3$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M3 B1B8 $1 \times 3$-Bit Bus to $8 \times 3$-Bit Bus Multiplexer (Demultiplex)
- M3 B1B8 SB 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M3 B1B8E 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Enable
- M3 B1B8E SB 1x3-Bit Bus to 8x3-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M3 B1B16 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex)
- M3 B1B16 SB 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M3 B1B16E 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Enable
- M3 B1B16E SB 1x3-Bit Bus to 16x3-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M3 B2B1 $2 x 3$-Bit Bus to 1x3-Bit Bus Multiplexer
- M3 B2B1E $2 x 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer With Enable
- M3 B4B1 $4 \times 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer
- M3 B4B1 SB $4 \times 3$-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- M3 B4B1E $4 x 3$-Bit Bus to 1x3-Bit Bus Multiplexer With Enable
- M3 B4B1E SB $4 x 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer With Enable With Bus Version Select
- M3 B8B1 $8 \times 3$-Bit Bus to 1x3-Bit Bus Multiplexer
- M3 B8B1 SB $8 \times 3$-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- M3 B8B1E $8 \times 3-$ Bit Bus to $1 \times 3-$ Bit Bus Multiplexer With Enable
- M3 B8B1E SB $8 \times 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer With Enable With Bus Version Select
- M3 B16B1 $16 \times 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer
- M3 B16B1 SB 16x3-Bit Bus to 1x3-Bit Bus Multiplexer With Bus Version Select
- M3 B16B1E $16 \times 3$-Bit Bus to $1 \times 3$-Bit Bus Multiplexer With Enable
- M3 B16B1E SB 16x3-Bit Bus to 1x3-Bit Bus Multiplexer With Enable and Bus Version Select
- M3 S1S2 1x3-Single Wire to 2x3-Single Wire Multiplexer (Demultiplex)
- M3 S1S2E $1 \times 3$-Single Wire to $1 \times 3$-Single Wire Multiplexer (Demultiplex) With Enable
- M3 S1S4 1x3-Single Wire to 4x3-Single Wire Multiplexer (Demultiplex)
- M3 S1S4 SB
- M3 S1S4E $1 \times 3$-Single Wire to $1 \times 3$-Single Wire Multiplexer (Demultiplex) With Enable
- M3 S1S4E SB 1x3-Single Wire to 1x3-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M3 S2S1
$2 \times 3$-Single Wire to $1 \times 3$-Single Wire Multiplexer
- M3 S2S1E $2 \times 3$-Single Wire to $2 \times 3$-Single Wire Multiplexer With Enable
- M3 S4S1 $4 \times 3$-Single Wire to $1 \times 3$-Single Wire Multiplexer
- M3 S4S1 SB $4 \times 3$-Single Wire to $1 \times 3$-Single Wire Multiplexer With Bus Version Select
- M3 S4S1E $4 x 3$-Single Wire to $4 \times 3$-Single Wire Multiplexer With Enable
- M3 S4S1E SB
$4 \times 3$-Single Wire to $4 \times 3$-Single Wire Multiplexer With Enable With Bus Version Select
- M4 B1B2 $1 \times 4$-Bit Bus to $2 \times 4$-Bit Bus Multiplexer (Demultiplex)
- M4 B1B2E $1 \times 4$-Bit Bus to $2 x 4$-Bit Bus Multiplexer (Demultiplex) With Enable
- M4 B1B4 1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex)
- M4 B1B4 SB

1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex) With Bus Version Select

- M4 B1B4E 1x4-Bit Bus to $4 \times 4$-Bit Bus Multiplexer (Demultiplex) With Enable
- M4 B1B4E SB 1x4-Bit Bus to 4x4-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M4 B1B8 1x4-Bit Bus to 8x4-Bit Bus Multiplexer (Demultiplex)
- M4 B1B8 SB

1x4-Bit Bus to $8 \times 4$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select

- M4 B1B8E $1 \times 4$-Bit Bus to $8 x 4$-Bit Bus Multiplexer (Demultiplex) With Enable
- M4 B1B8E SB $1 \times 4$-Bit Bus to $8 \times 4$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M4 B1B16 1x4-Bit Bus to $16 \times 4$-Bit Bus Multiplexer (Demultiplex)
- M4 B1B16 SB $1 \times 4$-Bit Bus to $16 \times 4$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M4 B1B16E $1 \times 4$-Bit Bus to $16 \times 4$-Bit Bus Multiplexer (Demultiplex) With Enable
- M4 B1B16E SB 1x4-Bit Bus to 16x4-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M4 B2B1 $2 \times 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer
- M4 B2B1E $2 x 4$-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- M4 B4B1 $4 \times 4$-Bit Bus to 1x4-Bit Bus Multiplexer
- M4 B4B1 SB $4 \times 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer With Bus Version Select
- M4 B4B1E $4 \times 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer With Enable
- M4 B4B1E SB $4 \times 4$-Bit Bus to 1x4-Bit Bus Multiplexer With Enable With Bus Version Select
- M4 B8B1 $8 \times 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer
- M4 B8B1 SB $8 x 4$-Bit Bus to 1x4-Bit Bus Multiplexer With Bus Version Select
- M4 B8B1E $8 x 4$-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- M4 B8B1E SB $8 \times 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer With Enable With Bus Version Select
- M4 B16B1 $16 x 4$-Bit Bus to $1 \times 4$-Bit Bus Multiplexer
- M4 B16B1 SB 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Bus Version Select
- M4 B16B1E 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable
- M4 B16B1E SB 16x4-Bit Bus to 1x4-Bit Bus Multiplexer With Enable and Bus Version Select
- M4 S1S2 $1 \times 4$-Single Wire to $2 \times 4$-Single Wire Multiplexer (Demultiplex)
- M4 S1S2E $1 \times 4$-Single Wire to $2 x 4$-Single Wire Multiplexer (Demultiplex) With Enable
- M4 S1S4
- M4 S1S4 SB $1 \times 4$-Single Wire to $4 \times 4$-Single Wire Multiplexer (Demultiplex)

1x4-Single Wire to $4 \times 4$-Single Wire Multiplexer (Demultiplex) With Bus Version Select

- M4 S1S4E 1x4-Single Wire to $4 x 4$-Single Wire Multiplexer (Demultiplex) With Enable
- M4 S1S4E SB 1x4-Single Wire to 4x4-Single Wire Multiplexer (Demultiplex) With Enable With Bus Version Select
- M4 S2S1 2x4-Single Wire to 1x4-Single Wire Multiplexer
- M4 S2S1E $2 x 4$-Single Wire to $1 \times 4$-Single Wire Multiplexer With Enable
- M4 S4S1 $4 x 4$-Single Wire to $1 \times 4$-Single Wire Multiplexer
- M4 S4S1 SB $4 \times 4$-Single Wire to $1 \times 4$-Single Wire Multiplexer With Bus Version Select
- M4 S4S1E $4 \times 4$-Single Wire to $1 \times 4$-Single Wire Multiplexer With Enable
- M4 S4S1E SB $4 \times 4$-Single Wire to $1 \times 4$-Single Wire Multiplexer With Enable With Bus Version Select
- M5 B1B2 $1 \times 5$-Bit Bus to $2 \times 5$-Bit Bus Multiplexer (Demultiplex)
- M5 B1B2E $1 \times 5$-Bit Bus to $2 x 5$-Bit Bus Multiplexer (Demultiplex) With Enable
- M5 B1B4 $1 \times 5$-Bit Bus to $4 \times 5$-Bit Bus Multiplexer (Demultiplex)
- M5 B1B4 SB $1 \times 5$-Bit Bus to $4 \times 5$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M5 B1B4E $1 \times 5$-Bit Bus to $4 \times 5$-Bit Bus Multiplexer (Demultiplex) With Enable
- M5 B1B4E SB $1 \times 5-$ Bit Bus to $4 \times 5$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M5 B1B8 $1 \times 5$-Bit Bus to $8 \times 5-$ Bit Bus Multiplexer (Demultiplex)
- M5 B1B8 SB $1 \times 5$-Bit Bus to $8 \times 5$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M5 B1B8E $1 \times 5$-Bit Bus to $8 \times 5$-Bit Bus Multiplexer (Demultiplex) With Enable
- M5 B1B8E SB $1 \times 5$-Bit Bus to $8 \times 5$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M5 B1B16 $1 \times 5$-Bit Bus to $16 \times 5$-Bit Bus Multiplexer (Demultiplex)
- M5 B1B16 SB 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M5 B1B16E 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Enable
- M5 B1B16E SB 1x5-Bit Bus to 16x5-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M5 B2B1 $2 \times 5$-Bit Bus to 1x5-Bit Bus Multiplexer
- M5 B2B1E $2 x 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Enable
- M5 B4B1 $4 \times 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer
- M5 B4B1 SB $4 \times 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Bus Version Select
- M5 B4B1E $4 \times 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Enable
- M5 B4B1E SB $4 x 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Enable With Bus Version Select
- M5 B8B1 $8 x 5$-Bit Bus to 1x5-Bit Bus Multiplexer
- M5 B8B1 SB $8 \times 5-$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Bus Version Select
- M5 B8B1E $8 \times 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Enable
- M5 B8B1E SB 8x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable With Bus Version Select
- M5 B16B1 $16 \times 5-$ Bit Bus to $1 \times 5$-Bit Bus Multiplexer
- M5 B16B1 SB 16x5-Bit Bus to 1x5-Bit Bus Multiplexer With Bus Version Select
- M5 B16B1E $16 x 5$-Bit Bus to $1 \times 5$-Bit Bus Multiplexer With Enable
- M5 B16B1E SB 16x5-Bit Bus to 1x5-Bit Bus Multiplexer With Enable and Bus Version Select
- M5 S1S2 1x5-Single Wire to 1x5-Single Wire Multiplexer (Demultiplex)
- M5 S1S2E 1x5-Single Wire to 1x5-Single Wire Multiplexer (Demultiplex) With Enable
- M5 S2S1 $2 x 5$-Single Wire to $2 \times 5$-Single Wire Multiplexer
- M5 S2S1E $2 \times 5$-Single Wire to $2 \times 5$-Single Wire Multiplexer With Enable
- M6 B1B2 $1 \times 6$-Bit Bus to $2 \times 6$-Bit Bus Multiplexer (Demultiplex)
- M6 B1B2E $1 \times 6$-Bit Bus to $2 x 6$-Bit Bus Multiplexer (Demultiplex) With Enable
- M6 B1B4 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex)
- M6 B1B4 SB 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M6 B1B4E 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Enable
- M6 B1B4E SB 1x6-Bit Bus to 4x6-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M6 B1B8 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex)
- M6 B1B8 SB $1 \times 6$-Bit Bus to $8 \times 6$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M6 B1B8E 1x6-Bit Bus to 8x6-Bit Bus Multiplexer (Demultiplex) With Enable
- M6 B1B8E SB $1 \times 6$-Bit Bus to $8 \times 6$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M6 B1B16 $1 \times 6$-Bit Bus to $16 \times 6$-Bit Bus Multiplexer (Demultiplex)
- M6 B1B16 SB 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M6 B1B16E 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Enable
- M6 B1B16E SB 1x6-Bit Bus to 16x6-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M6 B2B1 2x6-Bit Bus to 1x6-Bit Bus Multiplexer
- M6 B2B1E $2 x 6$-Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- M6 B4B1 4x6-Bit Bus to 1x6-Bit Bus Multiplexer
- M6 B4B1 SB $4 \times 6$-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select
- M6 B4B1E $4 \times 6$-Bit Bus to $1 \times 6$-Bit Bus Multiplexer With Enable
- M6 B4B1E SB 4x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable With Bus Version Select
- M6 B8B1 8x6-Bit Bus to 1x6-Bit Bus Multiplexer
- M6 B8B1 SB $8 x 6$-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select
- M6 B8B1E $8 x 6-$ Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- M6 B8B1E SB 8x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable With Bus Version Select
- M6 B16B1 16x6-Bit Bus to 1x6-Bit Bus Multiplexer
- M6 B16B1 SB 16x6-Bit Bus to 1x6-Bit Bus Multiplexer With Bus Version Select
- M6 B16B1E $16 x 6-$ Bit Bus to 1x6-Bit Bus Multiplexer With Enable
- M6 B16B1E SB 16x6-Bit Bus to 1x6-Bit Bus Multiplexer With Enable and Bus Version Select
- M6 S1S2 1x6-Single Wire to 1x6-Single Wire Multiplexer (Demultiplex)
- M6 S1S2E $1 \times 6$-Single Wire to $1 \times 6$-Single Wire Multiplexer (Demultiplex) With Enable
- M6 S2S1 $2 \times 6$-Single Wire to $2 \times 6$-Single Wire Multiplexer
- M6 S2S1E $2 x 6$-Single Wire to $2 \times 6$-Single Wire Multiplexer With Enable
- M7 B1B2 1x7-Bit Bus to 2x7-Bit Bus Multiplexer (Demultiplex)
- M7 B1B2E 1x7-Bit Bus to 2x7-Bit Bus Multiplexer (Demultiplex) With Enable
- M7 B1B4 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex)
- M7 B1B4 SB 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M7 B1B4E 1x7-Bit Bus to 4x7-Bit Bus Multiplexer (Demultiplex) With Enable
- M7 B1B4E SB $1 \times 7$-Bit Bus to $4 x 7$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M7 B1B8 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex)
- M7 B1B8 SB 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M7 B1B8E $1 \times 7$-Bit Bus to $8 \times 7$-Bit Bus Multiplexer (Demultiplex) With Enable
- M7 B1B8E SB 1x7-Bit Bus to 8x7-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M7 B1B16 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex)
- M7 B1B16 SB 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M7 B1B16E 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Enable
- M7 B1B16E SB 1x7-Bit Bus to 16x7-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M7 B2B1 2x7-Bit Bus to 1x7-Bit Bus Multiplexer
- M7 B2B1E $2 x 7$-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- M7 B4B1 $4 x 7$-Bit Bus to 1x7-Bit Bus Multiplexer
- M7 B4B1 SB $4 \times 7$-Bit Bus to $1 \times 7$-Bit Bus Multiplexer With Bus Version Select
- M7 B4B1E $4 x 7$-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- M7 B4B1E SB $4 x 7$-Bit Bus to 1x7-Bit Bus Multiplexer With Enable With Bus Version Select
- M7 B8B1 8x7-Bit Bus to 1x7-Bit Bus Multiplexer
- M7 B8B1 SB 8x7-Bit Bus to 1x7-Bit Bus Multiplexer With Bus Version Select
- M7 B8B1E $8 x 7$-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- M7 B8B1E SB 8x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable With Bus Version Select
- M7 B16B1 16x7-Bit Bus to 1x7-Bit Bus Multiplexer
- M7 B16B1 SB 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Bus Version Select
- M7 B16B1E 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable
- M7 B16B1E SB 16x7-Bit Bus to 1x7-Bit Bus Multiplexer With Enable and Bus Version Select
- M7 S1S2 1x7-Single Wire to 1x7-Single Wire Multiplexer (Demultiplex)
- M7 S1S2E 1x7-Single Wire to 1x7-Single Wire Multiplexer (Demultiplex) With Enable
- M7 S2S1 $2 x 7$-Single Wire to $2 \times 7$-Single Wire Multiplexer
- M7 S2S1E $2 x 7$-Single Wire to $2 x 7$-Single Wire Multiplexer With Enable
- M8 B1B2 $1 \times 8$-Bit Bus to $2 x 8$-Bit Bus Multiplexer (Demultiplex)
- M8 B1B2E $1 \times 8$-Bit Bus to $2 x 8$-Bit Bus Multiplexer (Demultiplex) With Enable
- M8 B1B4 $1 \times 8$-Bit Bus to $4 \times 8$-Bit Bus Multiplexer (Demultiplex)
- M8 B1B4 SB $1 \times 8$-Bit Bus to $4 \times 8$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M8 B1B4E $1 \times 8$-Bit Bus to $4 \times 8$-Bit Bus Multiplexer (Demultiplex) With Enable
- M8 B1B4E SB $1 \times 8$-Bit Bus to $4 \times 8$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M8 B1B8 1x8-Bit Bus to $8 \times 8$-Bit Bus Multiplexer (Demultiplex)
- M8 B1B8 SB 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M8 B1B8E 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Enable
- M8 B1B8E SB 1x8-Bit Bus to 8x8-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M8 B1B16 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex)
- M8 B1B16 SB 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M8 B1B16E 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Enable
- M8 B1B16E SB 1x8-Bit Bus to 16x8-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M8 B2B1 $2 \times 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer
- M8 B2B1E $2 x 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer With Enable
- M8 B4B1 $4 \times 8$-Bit Bus to 1x8-Bit Bus Multiplexer
- M8 B4B1 SB $4 x 8$-Bit Bus to 1x8-Bit Bus Multiplexer With Bus Version Select
- M8 B4B1E $4 x 8$-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- M8 B4B1E SB $4 x 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer With Enable With Bus Version Select
- M8 B8B1 $8 x 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer
- M8 B8B1 SB
$8 \times 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer With Bus Version Select
- M8 B8B1E $8 x 8$-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- M8 B8B1E SB $8 x 8$-Bit Bus to 1x8-Bit Bus Multiplexer With Enable With Bus Version Select
- M8 B16B1 $16 \times 8$-Bit Bus to $1 \times 8$-Bit Bus Multiplexer
- M8 B16B1 SB
- M8 B16B1E

16x8-Bit Bus to 1x8-Bit Bus Multiplexer With Bus Version Select

- M8 B16B1E SB 16x8-Bit Bus to 1x8-Bit Bus Multiplexer With Enable
- M8 S1S2 $1 \times 8$-Single Wire to $2 \times 8$-Single Wire Multiplexer (Demultiplex)
- M8 S1S2E $1 \times 8$-Single Wire to $2 \times 8$-Single Wire Multiplexer (Demultiplex) With Enable
- M8 S2S1 $2 x 8$-Single Wire to 1x8-Single Wire Multiplexer
- M8 S2S1E $2 x 8$-Single Wire to 1x8-Single Wire Multiplexer With Enable
- M9 B1B2 1x9-Bit Bus to 2x9-Bit Bus Multiplexer (Demultiplex)
- M9 B1B2E $1 \times 9$-Bit Bus to $2 \times 9$-Bit Bus Multiplexer (Demultiplex) With Enable
- M9 B1B4 $1 \times 9$-Bit Bus to $4 \times 9$-Bit Bus Multiplexer (Demultiplex)
- M9 B1B4 SB 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M9 B1B4E 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Enable
- M9 B1B4E SB 1x9-Bit Bus to 4x9-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M9 B1B8 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex)
- M9 B1B8 SB 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M9 B1B8E 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Enable
- M9 B1B8E SB 1x9-Bit Bus to 8x9-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M9 B1B16 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex)
- M9 B1B16 SB 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M9 B1B16E $1 \times 9$-Bit Bus to $16 \times 9$-Bit Bus Multiplexer (Demultiplex) With Enable
- M9 B1B16E SB 1x9-Bit Bus to 16x9-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M9 B2B1 $2 \times 9$-Bit Bus to $1 \times 9$-Bit Bus Multiplexer
- M9 B2B1E $2 x 9$-Bit Bus to 1x9-Bit Bus Multiplexer With Enable
- M9 B4B1 4x9-Bit Bus to 1x9-Bit Bus Multiplexer
- M9 B4B1 SB
- M9 B4B1E
$4 \times 9$-Bit Bus to $1 \times 9$-Bit Bus Multiplexer With Bus Version Select $4 \times 9$-Bit Bus to 1x9-Bit Bus Multiplexer With Enable
- M9 B4B1E SB 4x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable With Bus Version Select
- M9 B8B1 $8 x 9$-Bit Bus to 1x9-Bit Bus Multiplexer
- M9 B8B1 SB $8 x 9-$ Bit Bus to 1x9-Bit Bus Multiplexer With Bus Version Select
- M9 B8B1E $8 \times 9$-Bit Bus to $1 \times 9$-Bit Bus Multiplexer With Enable
- M9 B8B1E SB 8x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable With Bus Version Select
- M9 B16B1 16x9-Bit Bus to 1x9-Bit Bus Multiplexer
- M9 B16B1 SB 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Bus Version Select
- M9 B16B1E 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable
- M9 B16B1E SB 16x9-Bit Bus to 1x9-Bit Bus Multiplexer With Enable and Bus Version Select
- M10 B1B2 $1 \times 10-$ Bit Bus to $2 \times 10-$ Bit Bus Multiplexer (Demultiplex)
- M10 B1B2E 1x10-Bit Bus to $2 x 10-$-Bit Bus Multiplexer (Demultiplex) With Enable
- M10 B1B4 1x10-Bit Bus to $4 \times 10-$ Bit Bus Multiplexer (Demultiplex)
- M10 B1B4 SB 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M10 B1B4E 1x10-Bit Bus to 4x10-Bit Bus Multiplexer (Demultiplex) With Enable
- M10 B1B4E SB $1 \times 10-$ Bit Bus to $4 x 10$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M10 B1B8 $1 \times 10$-Bit Bus to $8 \times 10$-Bit Bus Multiplexer (Demultiplex)
- M10 B1B8 SB $1 \times 10-$ Bit Bus to $8 \times 10-$ Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M10 B1B8E $1 \times 10$-Bit Bus to $8 \times 10-$-Bit Bus Multiplexer (Demultiplex) With Enable
- M10 B1B8E SB $1 \times 10$-Bit Bus to $8 \times 10$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M10 B1B16 $1 \times 10$-Bit Bus to $16 \times 10$-Bit Bus Multiplexer (Demultiplex)
- M10 B1B16 SB 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M10 B1B16E 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Enable
- M10 B1B16E SB 1x10-Bit Bus to 16x10-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M10 B2B1 $2 x 10-$ Bit Bus to $1 \times 10$-Bit Bus Multiplexer
- M10 B2B1E $2 \times 10$-Bit Bus to $1 \times 10$-Bit Bus Multiplexer With Enable
- M10 B4B1 $4 \times 10$-Bit Bus to $1 \times 10$-Bit Bus Multiplexer
- M10 B4B1 SB $4 \times 10-$ Bit Bus to $1 \times 10-$ Bit Bus Multiplexer With Bus Version Select
- M10 B4B1E $4 \times 10$-Bit Bus to $1 \times 10$-Bit Bus Multiplexer With Enable
- M10 B4B1E SB 4x10-Bit Bus to $1 \times 10$-Bit Bus Multiplexer With Enable With Bus Version Select
- M10 B8B1 8x10-Bit Bus to 1x10-Bit Bus Multiplexer
- M10 B8B1 SB $8 \times 10-$ Bit Bus to 1x10-Bit Bus Multiplexer With Bus Version Select
- M10 B8B1E $8 \times 10$-Bit Bus to $1 \times 10$-Bit Bus Multiplexer With Enable
- M10 B8B1E SB 8x10-Bit Bus to 1x10-Bit Bus Multiplexer With Enable With Bus Version Select
- M10 B16B1 16x10-Bit Bus to 1x10-Bit Bus Multiplexer
- M10 B16B1 SB 16x10-Bit Bus to 1x10-Bit Bus Multiplexer With Bus Version Select
- M10 B16B1E $16 \times 10$-Bit Bus to 1x10-Bit Bus Multiplexer With Enable
- M10 B16B1E SB $16 \times 10$-Bit Bus to $1 \times 10$-Bit Bus Multiplexer With Enable and Bus Version Select
- M12 B1B2 $1 \times 12$-Bit Bus to $2 \times 12$-Bit Bus Multiplexer (Demultiplex)
- M12 B1B2E $1 \times 12-$ Bit Bus to $2 x 12$-Bit Bus Multiplexer (Demultiplex) With Enable
- M12 B1B4 1x12-Bit Bus to $4 \times 12$-Bit Bus Multiplexer (Demultiplex)
- M12 B1B4 SB 1x12-Bit Bus to $4 \times 12$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M12 B1B4E $1 \times 12$-Bit Bus to $4 \times 12$-Bit Bus Multiplexer (Demultiplex) With Enable
- M12 B1B4E SB 1x12-Bit Bus to $4 \times 12$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M12 B1B8 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex)
- M12 B1B8 SB $1 \times 12$-Bit Bus to $8 \times 12$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M12 B1B8E 1x12-Bit Bus to 8x12-Bit Bus Multiplexer (Demultiplex) With Enable
- M12 B1B8E SB $1 \times 12$-Bit Bus to $8 \times 12$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M12 B1B16 $1 \times 12$-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex)
- M12 B1B16 SB 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M12 B1B16E 1x12-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Enable
- M12 B1B16E SB $1 \times 12$-Bit Bus to 16x12-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M12 B2B1 $2 x 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer
- M12 B2B1E $2 x 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer With Enable
- M12 B4B1 $4 x 12$-Bit Bus to 1x12-Bit Bus Multiplexer
- M12 B4B1 SB $4 \times 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer With Bus Version Select
- M12 B4B1E $\quad 4 \times 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer With Enable
- M12 B4B1E SB 4x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable With Bus Version Select
- M12 B8B1 $8 \times 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer
- M12 B8B1 SB $8 \times 12$-Bit Bus to $1 \times 12$-Bit Bus Multiplexer With Bus Version Select
- M12 B8B1E $8 x 12-$ Bit Bus to $1 \times 12$-Bit Bus Multiplexer With Enable
- M12 B8B1E SB 8x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable With Bus Version Select
- M12 B16B1 16x12-Bit Bus to 1x12-Bit Bus Multiplexer
- M12 B16B1 SB 16x12-Bit Bus to 1x12-Bit Bus Multiplexer With Bus Version Enable
- M12 B16B1E 16x12-Bit Bus to 1x12-Bit Bus Multiplexer With Enable
- M12 B16B1E SB $16 \times 12$-Bit Bus to 1x12-Bit Bus Multiplexer With Enable and Bus Version Select
- M16 B1B2 1x16-Bit Bus to $2 \times 16$-Bit Bus Multiplexer (Demultiplex)
- M16 B1B2E $1 \times 16$-Bit Bus to $2 \times 16$-Bit Bus Multiplexer (Demultiplex) With Enable
- M16 B1B4 1x16-Bit Bus to $4 x 16-$ Bit Bus Multiplexer (Demultiplex)
- M16 B1B4 SB 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M16 B1B4E 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Enable
- M16 B1B4E SB 1x16-Bit Bus to 4x16-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M16 B1B8 1x16-Bit Bus to $8 \times 16$-Bit Bus Multiplexer (Demultiplex)
- M16 B1B8 SB 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M16 B1B8E 1x16-Bit Bus to 8x16-Bit Bus Multiplexer (Demultiplex) With Enable
- M16 B1B8E SB $1 \times 16$-Bit Bus to $8 x 16$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M16 B1B16 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex)
- M16 B1B16 SB 1x16-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M16 B1B16E $1 \times 16$-Bit Bus to $16 x 16$-Bit Bus Multiplexer (Demultiplex) With Enable
- M16 B1B16E SB $1 \times 16$-Bit Bus to 16x16-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M16 B2B1 $2 \times 16$-Bit Bus to $1 \times 16$-Bit Bus Multiplexer
- M16 B2B1E $2 \times 16$-Bit Bus to $1 \times 16$-Bit Bus Multiplexer With Enable
- M16 B4B1 $4 \times 16$-Bit Bus to $1 \times 16$-Bit Bus Multiplexer
- M16 B4B1 SB $4 x 16-$ Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- M16 B4B1E $4 \times 16-$ Bit Bus to $1 \times 16$-Bit Bus Multiplexer With Enable
- M16 B4B1E SB $4 \times 16$-Bit Bus to $1 \times 16$-Bit Bus Multiplexer With Enable With Bus Version Select
- M16 B8B1 $8 x 16$-Bit Bus to 1x16-Bit Bus Multiplexer
- M16 B8B1 SB $8 \times 16$-Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- M16 B8B1E $8 \times 16-$ Bit Bus to $1 \times 16$-Bit Bus Multiplexer With Enable
- M16 B8B1E SB 8x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable With Bus Version Select
- M16 B16B1 16x16-Bit Bus to 1x16-Bit Bus Multiplexer
- M16 B16B1 SB 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Bus Version Select
- M16 B16B1E 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable
- M16 B16B1E SB 16x16-Bit Bus to 1x16-Bit Bus Multiplexer With Enable and Bus Version Select
- M32 B1B2 $1 \times 32$-Bit Bus to $2 \times 32$-Bit Bus Multiplexer (Demultiplex)
- M32 B1B2E $1 \times 32$-Bit Bus to $2 \times 32$-Bit Bus Multiplexer (Demultiplex) With Enable
- M32 B1B4 1x32-Bit Bus to $4 \times 32$-Bit Bus Multiplexer (Demultiplex)
- M32 B1B4 SB 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M32 B1B4E 1x32-Bit Bus to 4x32-Bit Bus Multiplexer (Demultiplex) With Enable
- M32 B1B4E SB 1x32-Bit Bus to $4 \times 32$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M32 B1B8 1x32-Bit Bus to 8x32-Bit Bus Multiplexer (Demultiplex)
- M32 B1B8 SB 1x32-Bit Bus to $8 \times 32$-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M32 B1B8E $1 \times 32$-Bit Bus to $8 \times 32$-Bit Bus Multiplexer (Demultiplex) With Enable
- M32 B1B8E SB 1x32-Bit Bus to $8 \times 32$-Bit Bus Multiplexer (Demultiplex) With Enable With Bus Version Select
- M32 B1B16 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex)
- M32 B1B16 SB 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Bus Version Select
- M32 B1B16E 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Enable
- M32 B1B16E SB 1x32-Bit Bus to 16x32-Bit Bus Multiplexer (Demultiplex) With Enable and Bus Version Select
- M32 B2B1 $2 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer
- M32 B2B1E $2 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer With Enable
- M32 B4B1 $4 \times 32$-Bit Bus to 1x32-Bit Bus Multiplexer
- M32 B4B1 SB $4 x 32$-Bit Bus to 1x32-Bit Bus Multiplexer With Bus Version Select
- M32 B4B1E $4 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer With Enable
- M32 B4B1E SB $4 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer With Enable With Bus Version Select
- M32 B8B1 $8 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer
- M32 B8B1 SB $8 \times 32$-Bit Bus to $1 \times 32$-Bit Bus Multiplexer With Bus Version Select
- M32 B8B1E $8 x 32$-Bit Bus to 1x32-Bit Bus Multiplexer With Enable
- M32 B8B1E SB 8x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable With Bus Version Select
- M32 B16B1 16x32-Bit Bus to 1x32-Bit Bus Multiplexer
- M32 B16B1 SB 16x32-Bit Bus to 1x32-Bit Bus Multiplexer With Bus Version Select
- M32 B16B1E $16 x 32$-Bit Bus to 1x32-Bit Bus Multiplexer With Enable
- M32 B16B1E SB 16x32-Bit Bus to 1x32-Bit Bus Multiplexer With Enable and Bus Version Select


## Numeric Connector

Binary numeric connectors are available as follows:

- NUMO Number Connector 0
- NUM1 Number Connector 1
- NUM2 Number Connector 2
- NUM3 Number Connector 3
- NUM4 Number Connector 4
- NUM5 Number Connector 5
- NUM6 Number Connector 6
- NUM7 Number Connector 7
- NUM8 Number Connector 8
- NUM9 Number Connector 9
- NUMA Number Connector A
- NUMB Number Connector B
- NUMC Number Connector C
- NUMD Number Connector D
- NUME Number Connector E
- NUMF Number Connector F


## Shift Register

Multiple capability shift registers are available as follows:

- SR4CEB 4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR4CES 4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR4CLEB 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR4CLEDB 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR4CLEDS 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR4CLES 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR4REB 4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- SR4RES 4-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR4RLEB 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- SR4RLEDB 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version
- SR4RLEDS 4-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR4RLES 4-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
- SR8CEB 8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR8CES 8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR8CLEB 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR8CLEDB 8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
- SR8CLEDS 8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR8CLES 8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
- SR8REB
- SR8RES
- SR8RLEB
- SR8RLEDB
- SR8RLEDS
- SR8RLES
- SR16CEB
- SR16CES
- SR16CLEB
- SR16CLEDB
- SR16CLEDS
- SR16CLES
- SR16REB
- SR16RES
- SR16RLEB
- SR16RLEDB
- SR16RLEDS
- SR16RLES
- SR32CEB
- SR32CLEB

8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
8-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version
8-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
8-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Single Pin Version
16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version
16-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version

16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version

16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version

16-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
16-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Single Pin Version
32-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version
32-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear, Bus Version

- SR32REB 32-Bit Serial-In Parallel-Out Shift Registers with Clock Enable and
- SR32CLEDB
- SR32RLEB
- SR32RLEDB

32-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear, Bus Version Synchronous Reset, Bus Version
32-Bit Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset, Bus Version

32-Bit Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset, Bus Version

## Shifter

Barrel shifters are available as follows:

- BRLSHFT4B 4-Bit Barrel Shifter, Bus Version
- BRLSHFT4S 4-Bit Barrel Shifter, Single Pin Version
- BRLSHFT8B 8-Bit Barrel Shifter, Bus Version
- BRLSHFT8S 8-Bit Barrel Shifter, Single Pin Version
- BRLSHFT16B 16-Bit Barrel Shifter, Bus Version
- BRLSHFT32B 32-Bit Barrel Shifter, Bus Version
- BRLSHFTM4B 4-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- BRLSHFTM4S 4-Bit Fill Mode Bi-Directional Barrel Shifter, Single pin Version
- BRLSHFTM8B 8-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- BRLSHFTM8S 8-Bit Fill Mode Bi-Directional Barrel Shifter, Single pin Version
- BRLSHFTM16B 16-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version
- BRLSHFTM32B 32-Bit Fill Mode Bi-Directional Barrel Shifter, Bus Version


## Wired Function

Wired functions available are as follows:

- PULLDOWN Level Low
- PULLDOWN4B 4-Bit Level Low Bus
- PULLDOWN4S 4-Bit Level Low
- PULLDOWN8B 8-Bit Level Low Bus
- PULLDOWN8S 8-Bit Level Low
- PULLDOWN12B 12-Bit Level Low Bus
- PULLDOWN12S 12-Bit Level Low
- PULLDOWN16B 16-Bit Level Low Bus
- PULLDOWN16S 16-Bit Level Low
- PULLDOWN32B 32-Bit Level Low Bus
- PULLUP Level High
- PULLUP4B 4-Bit Level High Bus
- PULLUP4S 4-Bit Level High
- PULLUP8B 8-Bit Level High Bus
- PULLUP8S 8-Bit Level High
- PULLUP12B 12-Bit Level High Bus
- PULLUP12S 12-Bit Level High
- PULLUP16B 16-Bit Level High Bus
- PULLUP16S 16-Bit Level High
- PULLUP32B 32-Bit Level High Bus


## Design Components

This section contains a complete description of each library component in the FPGA Generic Library. The component list is arranged alphanumerically, with all numeric suffixes in ascending order.
Descriptions of the same component type are presented together: These groupings are indicated in the component title. Example: ADD2, 4, 8, 16. The designator for the component version, ' B ' or ' S ' is omitted from the component title.

The following information is provided for each component, where applicable

- Component(s) Title
- Functional Description
- Schematic Symbol
- Truth Table or equation
- Additional notes (if any)


## ACC1

## 1-Bit Cascadable Loadable Accumulator

| CI |  |
| :---: | :---: |
| B0 | Q0 |
| D0 |  |
| LADD | CO |
|  |  |
| CE |  |
|  |  |
| R |  |

ACC1

ACC1 is a 1-Bit cascadable loadable accumulator. It can add or subtract data to or from the contents of a 1-bit data register and store the result back into the register. The register can be loaded with a 1-bit word.

The synchronous reset (R) has highest priority over all other inputs. When $R$ is High, all other inputs are ignored and the outputs are reset to Low during the Low-to-High clock (C) transition.
The Load ( L ) input is the second highest priority input after $R$. When $L$ is High, all other inputs are ignored and the data input D0 is loaded into the 1 -bit register during the Low-to-High clock transition.
When $R$ and $L$ are Low, accumulation takes place when CE is High. The accumulation method depends on the input ADD. When ADD is High, data on inputs BO and Cl are added with the contents of the data register. When ADD is Low, inputs BO and Cl are subtracted from the contents of the data register. The accumulation result is then stored to the register during the Low-to-High clock transition. Output Q0 always reflects the value in the data register.

Cl is a carry-in input and CO is a carry-out output. Both are active High in adding mode and active Low in subtraction mode.

CO is always active one step before the data output (Q) exceeds the 1-bit binary range since CO is not registered synchronously with data output. CO always reflects the accumulation of input BO and the contents of the register, which allows cascading of ACC1s by connecting CO of one stage to Cl of the next stage.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | ADD | $\mathbf{D 0}$ | $\mathbf{C}$ | $\mathbf{Q 0}$ |
| 1 | x | x | x | x | $\uparrow$ | 0 |
| 0 | 1 | x | x | d | $\uparrow$ | d |
| 0 | 0 | 1 | 1 | x | $\uparrow$ | $\mathrm{q} 0+\mathrm{b}+\mathrm{Cl}$ |
| 0 | 0 | 1 | 0 | x | $\uparrow$ | $\mathrm{q} 0-\mathrm{b}-\mathrm{Cl}$ |
| 0 | 0 | 0 | x | x | $\uparrow$ | No Chg |

q 0 is the previous value of Q (ie. in the register too)
$b$ is the value of data input B0
Cl is value of input Cl

ACC2, 4, 8, 16, 32

## Loadable Cascadable Accumulators with Signed and Unsigned Operations



ACC2, ACC4, ACC8, ACC16 and ACC32 are, respectively 2-, 4-, 8-, 16and 32 -Bit loadable cascadable accumulators with signed (twoscomplement) and unsigned binary operations. They can add or subtract 2-, 4-, 8-, 16-, 32-bit unsigned binary, respectively or two's complement number to or from the contents of a $2-, 4-, 8-, 16-$, 32-bit data register and store the results in the register. The register can be loaded with 2-, $4-, 8-$, 16-, 32-bit number.

## Unsigned Binary and Two's complement (Signed Binary) operation

The accumulators can operate on signed (two's complement) or unsigned binary numbering formats depending on the interpretation of data input and data output. If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary. If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement. When the data is interpreted as unsigned binary, output CO should be to determine overflow. When the data is interpreted as two's complement, output OFL should be used to determine the overflow. When cascading accumulators, CO is used as carry-out or borrow-out for both numbering format modes.


## Accumulator Function

The synchronous reset $(R)$ has highest priority over all other inputs. When $R$ is High, all other inputs are ignored and the outputs are reset to Low during the Low-to-High clock transition.
The Load ( $L$ ) input is the second highest priority input after $R$. When $L$ is High, all other inputs are ignored and the data input $D$ is loaded into the register during the Low-to-High clock (C) transition.
When $R$ and $L$ are Low, accumulation takes place when CE is High. The accumulation method depends on the input ADD. When ADD is High, data on inputs B and Cl are added with the contents of the data register. When ADD is Low, inputs B and Cl are subtracted from the contents of the data register. The accumulation result is then stored to the register during the Low-to-High clock transition. Cl is active High for adding and active Low for subtraction. Output $Q$ always reflects the value in the data register.


ACC16B


ACC32B


ACC2S

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | ADD | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | x | x | x | x | $\uparrow$ | 0 |
| 0 | 1 | x | x | d | $\uparrow$ | d |
| 0 | 0 | 1 | 1 | x | $\uparrow$ | $\mathrm{q} 0+\mathrm{b}+\mathrm{Cl}$ |
| 0 | 0 | 1 | 0 | x | $\uparrow$ | $\mathrm{q} 0-\mathrm{b}-\mathrm{Cl}$ |
| 0 | 0 | 0 | x | x | $\uparrow$ | No Chg |

$q 0$ is the previous value of $Q$ (i.e. data in the register)
$b$ is the value of data input $B$
Cl is value of input Cl

## Overflow detection

CO and OFL are used to determine overflow for unsigned and signed accumulation respectively. They are not registered synchronously with data output. Thus, CO and OFL always active one step before the register or data output value $(Q)$ actually goes overflow.
In unsigned binary operation, CO goes High when accumulation result (S) is going to exceed the unsigned binary boundary in the next accumulation. CO is active High in add mode and active Low in subtract mode, thus CO is Low when overflow occurs in subtract mode. OFL is ignored in unsigned operation.
The unsigned binary ranges of the available ACC are:

| ACC Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ACC2 | 2-bit unsigned binary | 0 to 3 |
| ACC4 | 4-bit unsigned binary | 0 to 15 |
| ACC8 | 8-bit unsigned binary | 0 to 255 |
| ACC16 | 16-bit unsigned binary | 0 to 65535 |
| ACC32 | 32-bit unsigned binary | 0 to 4294967295 |

For two's complement operation, OFL is used as overflow detection. If the accumulation or de-accumulation result is going to exceed the two's complement range in the next accumulation step, OFL output goes High. OFL is active High in both add or subtract mode.

The twos-complement ranges of the available ACC are:

| ACC Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ACC2 | 2-bit twos-complement | -2 to +1 |
| ACC4 | 4-bit twos-complement | -8 to +7 |
| ACC8 | 8-bit twos-complement | -128 to +127 |
| ACC16 | 16-bit twos-complement | -32768 to +32767 |


| CI |  |
| :---: | :---: |
| B0 | Q0 |
| B1 | Q1 |
| B2 | Q2 |
| B3 | Q3 |
| D0 |  |
|  |  |
| D2 |  |
| D3 |  |
| L | CO |
| ADD | OFL |
| R |  |

ACC4S

| ACC32 | 32-bit twos-complement | -2147483648 to <br> +2147483647 |
| :--- | :--- | :--- |

## "Carry-out","Borrow-out" and Cascading

For cascading purpose, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ACC components together to create a larger device; CO from the upper level of ACC is connected to Cl of the next level. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit accumulator from 2 ACC4 components:


## ADD1

## 1-Bit Cascadable Full Adder



ADD2, 4, 8, 16, 32

## Cascadable Full Adders with Signed and Unsigned Operations



ADD2B


ADD4B


ADD16B

ADD2, ADD4, ADD8, ADD16 and ADD32 are, respectively 2-, 4-, 8-, 16- and 32-Bit cascadable full adders with signed (twos-complement) and unsigned binary operation. These adders add two input words (A, B) and a carry-in (CI) producing a sum output ( S ), which can be interpreted as either unsigned binary or two's complement format, and carry-out (CO) and overflow (OFL) outputs.

## Unsigned Binary and Two's complement (Signed Binary) operation

ADD2, ADD4, ADD8, ADD16 and ADD32 can operate on either, 2-, 4-, 8-, 16- and 32 -bit unsigned binary numbers or 2 -, $4-$-, 8 -, 16- and 32 -bit two's complement numbers respectively.
If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.
If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.
The CO output is used as a carry-out in both numbering formats when cascading.

## Overflow detection

For unsigned binary operation, CO is used for overflow detection. CO goes High when the sum result ( S ) goes beyond the unsigned binary boundary. For example, if component ADD4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 ( 10001 ), which is out of the 4 -bit unsigned binary range, thus CO will be 1. OFL is ignored in unsigned binary operations.

The following shows the unsigned binary range for the different ADD types:

| ADD Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADD2 | 2-bit unsigned binary | 0 to 3 |
| ADD4 | 4-bit unsigned binary | 0 to 15 |
| ADD8 | 8-bit unsigned binary | 0 to 255 |
| ADD16 | 16-bit unsigned binary | 0 to 65535 |
| ADD32 | 32-bit unsigned binary | 0 to <br> 4294967295 |

For two's complement operation, OFL is used for overflow detection. When the sum result goes beyond the two's complement boundary, the OFL output goes High. For example, if component ADD4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4 -bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4-bit twos-complement


## ADDF2, 4, 8, 16, 32

## Cascadable Unsigned Binary Full Adder

ADDF2, ADDF4, ADDF8, ADDF16 and ADDF32 are, respectively 2-, 4-,
$8-, 16-$ and 32- bit cascadable unsigned binary full adders.
ADDF2, ADDF4, ADDF8, ADDF16 and ADDF32 add two 2--, 4-, 8-, 16-,
and 32-bit words (A, B) together respectively and a carry-in (CI) producing
$2-, 4-, 8-, 16-, 32-$ bit binary sum output (S) and carry out (CO). All inputs
and outputs of the adders are represented in unsigned binary format.
Larger binary adders can be created by connecting CO from the first
adder to the Cl of the next one.


## ADDFR2, 4, 8, 16, 32

Cascadable Unsigned Binary Registered Full Adder


ADDFR2B

ADDFR2, ADDFR4, ADDFR8, ADDFR16 and ADDFR32 are, respectively $2-, 4-, 8-, 16-$ and 32 - bit cascadable unsigned binary registered full adders.

ADDFR2, ADDFR4, ADDFR8, ADDFR16 and ADDFR32 add two 2-, 4-, 8 -, 16-, and 32 -bit words (A, B) together respectively and a carry-in (CI) on the rising-edge of clock input (C) producing 2-, 4-, 8-, 16-, 32-bit binary sum output (S) and carry out (CO). All inputs and outputs of the adders are represented in unsigned binary format.

Larger binary adders can be created by connecting CO from the first adder to the Cl of the next one.


ADDFR4B


ADDFR2S


ADDFR32B


ADDFR8B


ADDFR4S

## ADDR1

## 1-Bit Cascadable Registered Full Adder

$\rightarrow \mathrm{A}$


ADDR1

ADDR1 is a 1 -Bit registered full adder. The device adds two 1-bit words $(\mathrm{A} 0, \mathrm{BO})$ and a carry-in $(\mathrm{Cl})$ on the rising-edge of the clock input $(\mathrm{C})$, producing a binary sum (SO) output and a carry-out (CO).

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C}$ | $\mathbf{C l}$ | $\mathbf{A 0}$ | $\mathbf{B 0}$ | $\mathbf{S 0}$ | $\mathbf{C O}$ |
| $\uparrow$ | 0 | 0 | 0 | 0 | 0 |
| $\uparrow$ | 0 | 0 | 1 | 1 | 0 |
| $\uparrow$ | 0 | 1 | 0 | 1 | 0 |
| $\uparrow$ | 0 | 1 | 1 | 0 | 1 |
| $\uparrow$ | 1 | 0 | 0 | 1 | 0 |
| $\uparrow$ | 1 | 0 | 1 | 0 | 1 |
| $\uparrow$ | 1 | 1 | 0 | 0 | 1 |
| $\uparrow$ | 1 | 1 | 1 | 1 | 1 |

ADDR2, 4, 8, 16, 32

## Cascadable Registered Full Adders with Signed and Unsigned Operations



Unsigned Binary and Two's complement (Signed Binary) operation ADDR2, ADDR4, ADDR8, ADDR16 and ADDR32 can operate on either, 2-, 4-, 8-, 16 - and 32 -bit unsigned binary numbers or 2-, $4-, 8$-, 16- and 32-bit two's complement numbers respectively.
If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.
If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.
The CO output is used as a carry-out in both numbering formats when cascading.

## Overflow detection

For unsigned binary operation, CO is used to determine. CO goes High when the sum result ( S ) goes beyond the unsigned binary boundary. For example, if component ADDR4 is used to add $8(1000)$ and 9 (1001) together, the resulting sum will be 17 ( 10001 ), which is out of the 4 -bit unsigned binary range, thus CO will be 1. OFL is ignored in unsigned binary operations.

The following shows the unsigned binary range for the different ADDR types:

| ADDR Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADDR2 | 2-bit unsigned binary | 0 to 3 |
| ADDR4 | 4-bit unsigned binary | 0 to 15 |
| ADDR8 | 8-bit unsigned binary | 0 to 255 |
| ADDR16 | 16-bit unsigned binary | 0 to 65535 |
| ADDR32 | 32-bit unsigned binary | 0 to <br> 4294967295 |

For two's complement operation, OFL is used for overflow detection. When the sum result goes beyond the two's complement boundary, OFL goes High. For example, if component ADDR4 is used to add $4(0100)$ and $5(0101)$ together, the resulting sum


## ADSU1

## 1-Bit Cascadable Full Adder/Subtracter



ADSU1 is a 1-Bit cascadable full adder/subtracter. It adds or subtracts two input bits (AO, BO) producing a result (S0) and a carry-out (CO).
When ADD is High, it operates as an adder. When ADD is Low, it operates as a subtracter. Cl and CO are active High in add mode and active Low in subtract mode.

| ADD $=\mathbf{1}$ | ADD $=\mathbf{0}$ |
| :---: | :---: |
| $\mathrm{SO}=\mathrm{AD}+\mathrm{BO} 0+\mathrm{Cl}$ | $\mathrm{S} 0=\mathrm{A} 0-\mathrm{BO}-\overline{\mathrm{Cl}}$ |
| $\mathrm{CI}, \mathrm{CO}$ active HIGH | $\mathrm{Cl}, \mathrm{CO}$ active LOW |

ADSU2, 4, 8, 16, 32

## Cascadable Full Adder/Subtracter with Signed and Unsigned Operations



ADSU2B


ADSU4B


ADSU8B

ADSU2, ADSU4, ADSU8, ADSU16 and ADSU32 are, respectively 2-, 4-, 8-, 16 and 32 -Bit cascadable full adders and full subtracters with signed (twoscomplement) and unsigned binary operations.

## Add and Subtract Mode

When ADD $=1$, two words ( A and B ) are added with a carry-in ( CI ), producing a sum output (S), carry-out (CO) and overflow (OFL). Cl and CO are activeHigh in add mode.
When $\mathrm{ADD}=0, \mathrm{~B}$ and Cl are subtracted from A , producing a result ( S ), a borrow-out (CO) and an overflow (OFL). Cl and CO are active-Low in subtract mode and act as Borrows.
OFL is active High in both add and subtract mode for overflow detection in two's complement numbering format.

| ADD $=\mathbf{1}$ | ADD $=\mathbf{0}$ |
| :---: | :---: |
| $\mathrm{S}=\mathrm{A}+\mathrm{B}+\mathrm{Cl}$ | $\mathrm{S}=\mathrm{A}-\mathrm{B}-\overline{\mathrm{Cl}}$ |
| $\mathrm{CI}, \mathrm{CO}$ active HIGH | CI, CO active LOW |
| OFL active HIGH |  |

## Unsigned Binary and Two's complement (Signed Binary) operation

ADSU2, ADSU4, ADSU8, ADSU16 and ADSU32 can operate on either, 2-, 4-, 8 -, 16 - and 32 -bit unsigned binary numbers or 2 -, 4 -, 8 -, 16 - and 32 -bit two's complement numbers respectively.
If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.
If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.
The CO output is used as a carry-out in both numbering formats when cascading.

## Overflow detection

In unsigned binary operation, CO is used to determine overflow. CO goes High when the sum result ( S ) goes beyond the unsigned binary boundary. For example, if component ADSU4 is used to add $8(1000)$ and $9(1001)$ together, the resulting sum will be $17(10001)$, which is out of the 4 -bit unsigned binary


ADSU32B


ADSU2S

$\rightarrow \mathrm{A} 0$
$\rightarrow$ A1
$\Rightarrow$ A2
$\rightarrow$ A3 $\quad$ S0 $\quad-$

$\rightarrow \mathrm{B} 0 \begin{aligned} & \mathrm{S} 2 \\ & \mathrm{~S} 3\end{aligned}$
$\rightarrow B 1$
$\rightarrow \mathrm{B} 2$
$-\quad \mathrm{B} 3$

range, thus CO will be 1. Again, CO is active High in add mode and active Low in subtract mode. Also OFL is ignored in unsigned binary operations.
The unsigned binary ranges of the available ADSU's are:

| ADSU Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADSU2 | 2-bit unsigned binary | 0 to 3 |
| ADSU4 | 4-bit unsigned binary | 0 to 15 |
| ADSU8 | 8-bit unsigned binary | 0 to 255 |
| ADSU16 | 16-bit unsigned binary | 0 to 65535 |
| ADSU32 | 32-bit unsigned binary | 0 to <br> 4294967295 |

For two's complement operation, OFL is used as overflow detection. If an adding or subtraction operation result exceeds the Two's complement range, OFL output goes High. For example, if component ADSU4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4 -bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4 -bit twos-complement system and thus OFL $=1$. OFL is active High in both add or subtract mode.
The twos-complement ranges of the available ADSU are:

| ADSU Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADSU2 | 2-bit twos-complement | -2 to +1 |
| ADSU4 | 4-bit twos-complement | -8 to +7 |
| ADSU8 | 8-bit twos-complement | -128 to +127 |
| ADSU16 | 16-bit twos-complement | -32768 to +32767 |
| ADSU32 | 32-bit twos-complement | -2147483648 to <br> +2147483647 |

## "Carry-out","Borrow-out" and Cascading

For cascading purposes, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ADSU's together to create a larger device; CO from the upper ADSU device is connected to Cl of the next device. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADSU components:


## ADSUR1

## 1-Bit Cascadable Registered Full Adder/Subtracter



ADSUR1 is a 1-Bit cascadable registered full adder/subtracter. It adds or subtracts two input bits (A0, B0) with a carry-in (CI) during the Low-toHigh clock (C) transition, producing a result (SO) and a carry-out (CO). When ADD is High, it operates as an adder. When ADD is Low, it operates as a subtracter. Cl and CO are active High in add mode and active Low in subtract mode.

| ADD $=\mathbf{1}$ | ADD $=\mathbf{0}$ |
| :---: | :---: |
| $\mathrm{SO}=\mathrm{AO}+\mathrm{BO} 0+\mathrm{Cl}$ | $\mathrm{S} 0=\mathrm{AO}-\mathrm{BO}-\overline{\mathrm{Cl}}$ |
| $\mathrm{CI}, \mathrm{CO}$ active HIGH | $\mathrm{Cl}, \mathrm{CO}$ active LOW |

# Cascadable Registered Full Adder/Subtracter with Signed and Unsigned Operations 



ADSUR8B

ADSUR2, ADSUR4, ADSUR8, ADSUR16 and ADD32 are, respectively 2-, 4-, 8 -, 16 and 32 -Bit cascadable registered full adders and full subtracters with signed (twos-complement) and unsigned binary operations.

## Add and Subtract Mode

This device is synchronous with clock input (C); calculation occurs during the Low-to-High clock transition.
When $\operatorname{ADD}=1$, two words ( A and B ) are added with a carry-in (CI), producing a sum output (S), carry-out (CO) and overflow (OFL). Cl and CO are activeHigh in add mode.
When $\mathrm{ADD}=0, \mathrm{~B}$ and Cl are subtracted from A producing a result ( S ), borrow (CO) and overflow (OFL). Cl and CO are active-Low in subtract mode and act as Borrows.

OFL is active High in both add and subtract mode for overflow detection in two's complement numbering format.

| ADD $=\mathbf{1}$. | ADD $=\mathbf{0}$. |
| :---: | :---: |
| $\mathrm{S}=\mathrm{A}+\mathrm{B}+\mathrm{Cl}$ | $\mathrm{S}=\mathrm{A}-\mathrm{B}-\overline{\mathrm{Cl}}$ |
| $\mathrm{CI}, \mathrm{CO}$ active HIGH | $\mathrm{CI}, \mathrm{CO}$ active LOW |
| OFL active HIGH |  |

Unsigned Binary and Two's complement (Signed Binary) operation ADSUR2, ADSUR4, ADSUR8, ADSUR16 and ADD32 can operate on either, 2 -, 4-, 8 -, 16- and 32-bit unsigned binary numbers or 2-, 4-, 8 -, 16- and 32-bit two's complement numbers respectively.
If the inputs are interpreted as unsigned binary, the result should be interpreted as unsigned binary and the CO output should be used.
If the inputs are interpreted as two's complement, the output should be interpreted as twos-complement and the OFL output should be used.
The CO output is used as a carry-out in both numbering formats when cascading.

## Overflow detection

In unsigned binary operation, CO is used to determine overflow. CO goes High when the sum result ( S ) goes beyond the unsigned binary boundary. For


ADSUR32B


ADSUR2S
example, if component ADSUR4 is used to add 8 (1000) and 9 (1001) together, the resulting sum will be 17 ( 10001 ), which is out of the 4-bit unsigned binary range, thus CO will be 1. Again, CO is active High in add mode and active Low in subtract mode. Also OFL is ignored in unsigned binary operations.
The unsigned binary ranges of the available ADSUR's are:

| ADSUR Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADSUR2 | 2-bit unsigned binary | 0 to 3 |
| ADSUR4 | 4-bit unsigned binary | 0 to 15 |
| ADSUR8 | 8-bit unsigned binary | 0 to 255 |
| ADSUR16 | 16-bit unsigned binary | 0 to 65535 |
| ADSUR32 | 32-bit unsigned binary | 0 to 4294967295 |

For two's complement operation, OFL is used as overflow detection. If an adding or subtraction operation result exceeds the Two's complement range, OFL output goes High. For example, if component ADSUR4 is used to add 4 (0100) and 5 (0101) together, the resulting sum will be 9 (1001), which is out of the 4-bit twos-complement range because the binary value of 1001 is interpreted as -7 in the 4 -bit twos-complement system and thus OFL $=1$. OFL is active High in both add or subtract mode.

The twos-complement ranges of the available ADSUR are:

| ADSUR Type | Numbering System | Number Range |
| :---: | :---: | :---: |
| ADSUR2 | 2-bit twos-complement | -2 to +1 |
| ADSUR4 | 4-bit twos-complement | -8 to +7 |
| ADSUR8 | 8-bit twos-complement | -128 to +127 |
| ADSUR16 | 16-bit twos-complement | -32768 to +32767 |
| ADSUR32 | 32-bit twos-complement | -2147483648 to <br> +2147483647 |

"Carry-out", "Borrow-out" and Cascading

For cascading purposes, CO is used as a "carry-out" or "borrow-out" irrespective of the numbering format used. When cascading two or more ADSUR's together to create a larger device; CO from the upper ADSUR device is connected to Cl of the next device. OFL from the upper level is ignored, but the last OFL can still be used as overflows for two's complement operation. The following example demonstrates how to create an 8-bit adder from 2 ADSUR components:


AND2 - 32

## AND Gates



AND2B


AND2N1B


AND2N2B


AND3DB


AND3N1B


AND3N2B


AND3N3B
AND Gates provide a variety of AND functions, ranging from 2 to 32 inverted or non-inverted Inputs with Single or Dual output.
ANDn - Non-Inverted input AND Gates
$n$ is input bit length, $n=2,3,4,5,6,7,8,9,12,16,32$

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{I 0}$ | $\ldots$ | $\boldsymbol{n}-\mathbf{1}$ | $\mathbf{O}$ |
| 1 | 1 | 1 | 1 |
| 0 | x | x | 0 |
| x | 0 | x | 0 |
| x | x | 0 | 0 |

ANDnNm - Inverted input AND Gates
$n$ is input bit length, $m$ is number of inverted input.
$n, m=2,3,4,5, m<=n$.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\ldots$ | $\mathbf{I m}-\mathbf{1}$ | $\mathbf{I m}$ | $\ldots$ | $\mathbf{I n}-\mathbf{1}$ | $\mathbf{O}$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | x | x | x | x | x | 0 |
| x | 1 | x | x | x | x | 0 |
| x | x | 1 | x | x | x | 0 |
| x | x | x | 0 | x | x | 0 |
| x | x | x | x | 0 | x | 0 |
| x | x | x | x | x | 0 | 0 |

## ANDnD - Dual Output AND Gates

$n$ is input bit length, $n=2,3,4$

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I 0}$ | $\boldsymbol{\cdots}$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{Y}$ | YN |
| 1 | 1 | 1 | 1 | 0 |
| 0 | x | x | 0 | 1 |
| x | 0 | x | 0 | 1 |
| x | x | 0 | 0 | 1 |




BRLSHFT4, 8, 16, 32
Barrel Shifter


BRLSHFT16B


BRLSHFT32B

| - | I 0 | O | - |
| :--- | :--- | :--- | :--- |
| - | I 1 | O 1 | - |
| - | I 2 | O 2 | - |
| - | I 3 | O 3 | - |
| - | S 0 |  |  |
| - | S 1 |  |  |

BRLSHFT4S

| I0 | O0 |
| :---: | :---: |
| I1 | O1 |
| I2 | O2 |
| I3 | O3 |
| I4 | O4 |
| I5 | O5 |
| I6 | O6 |
| I7 | O7 |
| S0 |  |
| S1 |  |
| S2 |  |

## BRLSHFT4 - 4-bit barrel shifters

Rotate four inputs $(13-10)$ up to four places. The control inputs (S1 and S0) determine the number of positions, from one to four, that the data is rotated. The four outputs ( $\mathrm{O} 3-\mathrm{O} 0$ ) reflect the shifted data inputs.

## BRLSHFT8-8-bit barrel shifters

Rotate the eight inputs ( $17-\mathrm{I} 0$ ) up to eight places. The control inputs (S2-S0) determine the number of positions, from one to eight, that the data is rotated. The eight outputs ( $\mathrm{O} 7-\mathrm{O} 0$ ) reflect the shifted data inputs.

## BRLSHFT16-16-bit barrel shifters

Rotate the sixteen inputs (115-I0) up to sixteen places. The control inputs (S3SO ) determine the number of positions, from one to sixteen, that the data is rotated. The sixteen outputs ( $\mathrm{O} 15-\mathrm{O} 0$ ) reflect the shifted data inputs.

## BRLSHFT32-32-bit barrel shifters

Rotate the thirty-two inputs ( $131-\mathrm{IO}$ ) up to thirty-two places. The control inputs (S4 -SO ) determine the number of positions, from one to thirty-two, that the data is rotated. The thirty-two outputs ( $\mathrm{O} 31-\mathrm{O} 0$ ) reflect the shifted data inputs.

BRLSHFT4 - 4-bit barrel shifters

| Inputs |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S0 | O3 | O2 | O1 | O0 |
| 0 | 0 | I 3 | I 2 | I 1 | I 0 |
| 0 | 1 | I 0 | I 3 | I 2 | I 1 |
| 1 | 0 | I 1 | I 0 | I 3 | I 2 |
| 1 | 1 | I 2 | I 1 | I 0 | I 3 |

[^0]| Inputs |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S2 | S1 | S0 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| 0 | 0 | 0 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
| 0 | 0 | 1 | 10 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |
| 0 | 1 | 0 | 11 | 10 | 17 | 16 | 15 | 14 | 13 | 12 |
| 0 | 1 | 1 | 12 | 11 | 10 | 17 | 16 | 15 | 14 | 13 |
| 1 | 0 | 0 | 13 | 12 | 11 | 10 | 17 | 16 | 15 | 14 |
| 1 | 0 | 1 | 14 | 13 | 12 | 11 | 10 | 17 | 16 | 15 |
| 1 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 17 | 16 |
| 1 | 1 | 1 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 17 |

BRLSHFT16-16-bit barrel shifters

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | S0 | 015 | 014 | 013 | $\ldots$ | 08 | 07 | $\ldots$ | 02 | 01 | 00 |
| 0 | 0 | 0 | 0 | 115 | 114 | 113 | $\ldots$ | 18 | 17 | $\ldots$ | 12 | 11 | 10 |
| 0 | 0 | 0 | 1 | 10 | 115 | 114 | $\ldots$ | 19 | 18 | $\ldots$ | 13 | 12 | 11 |
| 0 | 0 | 1 | 0 | 11 | 10 | 115 | $\ldots$ | 110 | 19 | $\ldots$ | 14 | 13 | 12 |
| 0 | 0 | 1 | 1 | 12 | 11 | 10 | $\ldots$ | 111 | 110 | $\ldots$ | 15 | 14 | 13 |
| 0 | 1 | 0 | 0 | I3 | 12 | 11 | $\ldots$ | 112 | 111 | $\ldots$ | 16 | 15 | 14 |
| 0 | 1 | 0 | 1 | 14 | I3 | 12 | $\ldots$ | 113 | 112 | $\ldots$ | 17 | 16 | 15 |
| 0 | 1 | 1 | 0 | 15 | 14 | I3 | $\ldots$ | 114 | 113 | $\ldots$ | 18 | 17 | 16 |
| 0 | 1 | 1 | 1 | 16 | 15 | 14 | ... | 115 | 114 | $\ldots$ | 19 | 18 | 17 |
| 1 | 0 | 0 | 0 | 17 | 16 | 15 | $\ldots$ | 10 | 115 | $\ldots$ | 110 | 19 | 18 |
| 1 | 0 | 0 | 1 | 18 | 17 | 16 | $\ldots$ | 11 | 10 | $\ldots$ | 111 | 110 | 19 |
| 1 | 0 | 1 | 0 | 19 | 18 | 17 | $\ldots$ | 12 | 11 | $\ldots$ | 112 | 111 | 110 |
| 1 | 0 | 1 | 1 | 110 | I9 | 18 | $\ldots$ | 13 | 12 | $\ldots$ | 113 | 112 | 111 |
| 1 | 1 | 0 | 0 | 111 | 110 | 19 | $\ldots$ | 14 | 13 | $\ldots$ | 114 | 113 | 112 |
| 1 | 1 | 0 | 1 | 112 | 111 | 110 | $\ldots$ | 15 | 14 | $\ldots$ | 115 | 114 | 113 |
| 1 | 1 | 1 | 0 | 113 | 112 | 111 | $\ldots$ | 16 | 15 | $\ldots$ | 10 | 115 | 114 |
| 1 | 1 | 1 | 1 | 114 | 113 | 112 | .. | 17 | 16 | $\ldots$ | 11 | 10 | 115 |

BRLSHFT32-32-bit barrel shifters

| Inputs |  |  |  |  | Outputs |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S4 | S3 | S2 | S1 | S0 | 031 | 030 | 029 | $\ldots$ | 016 | 015 | $\ldots$ | 02 | 01 | 00 |
| 0 | 0 | 0 | 0 | 0 | 131 | 130 | 129 | $\ldots$ | 116 | 115 | $\ldots$ | 12 | 11 | 10 |
| 0 | 0 | 0 | 0 | 1 | 10 | 131 | 130 | $\ldots$ | 117 | 116 | $\ldots$ | I3 | 12 | 11 |
| 0 | 0 | 0 | 1 | 0 | 11 | 10 | 131 | $\ldots$ | 118 | 117 | $\ldots$ | 14 | I3 | 12 |
| 0 | 0 | 0 | 1 | 1 | 12 | 11 | 10 | $\ldots$ | 119 | 118 | $\ldots$ | 15 | 14 | I3 |
| 0 | 0 | 1 | 0 | 0 | 13 | 12 | 11 | $\ldots$ | 120 | 119 | $\ldots$ | 16 | 15 | 14 |
| 0 | 0 | 1 | 0 | 1 | 14 | 13 | 12 | $\ldots$ | 121 | 120 | $\ldots$ | 17 | 16 | 15 |
| 0 | 0 | 1 | 1 | 0 | 15 | 14 | 13 | $\ldots$ | 122 | 121 | $\ldots$ | 18 | 17 | 16 |
| 0 | 0 | 1 | 1 | 1 | 16 | 15 | 14 | $\ldots$ | 123 | 122 | $\ldots$ | 19 | 18 | 17 |
| 0 | 1 | 0 | 0 | 0 | 17 | 16 | 15 | $\ldots$ | 124 | 123 | $\ldots$ | 110 | 19 | 18 |
| 0 | 1 | 0 | 0 | 1 | 18 | 17 | 16 | $\ldots$ | 125 | 124 | $\ldots$ | 111 | 110 | 19 |
| 0 | 1 | 0 | 1 | 0 | 19 | 18 | 17 | $\ldots$ | 126 | 125 | $\ldots$ | 112 | 111 | 110 |
| 0 | 1 | 0 | 1 | 1 | 110 | 19 | 18 | $\ldots$ | 127 | 126 | $\ldots$ | 113 | 112 | 111 |
| 0 | 1 | 1 | 0 | 0 | 111 | 110 | 19 | $\ldots$ | 128 | 127 | $\ldots$ | 114 | 113 | 112 |
| 0 | 1 | 1 | 0 | 1 | 112 | 111 | 110 | $\ldots$ | 129 | 128 | $\ldots$ | 115 | 114 | 113 |
| 0 | 1 | 1 | 1 | 0 | 113 | 112 | 111 | $\ldots$ | 130 | 129 | $\ldots$ | 116 | 115 | 114 |
| 0 | 1 | 1 | 1 | 1 | 114 | 113 | 112 | $\ldots$ | 131 | 130 | $\ldots$ | 117 | 116 | 115 |
| 1 | 0 | 0 | 0 | 0 | 115 | 114 | 113 | $\ldots$ | 10 | 131 | $\ldots$ | 118 | 117 | 116 |
| 1 | 0 | 0 | 0 | 1 | 116 | 115 | 114 | $\ldots$ | 11 | 10 | $\ldots$ | 119 | 118 | 117 |
| 1 | 0 | 0 | 1 | 0 | 117 | 116 | 115 | $\ldots$ | 12 | 11 | $\ldots$ | 120 | 119 | 118 |
| 1 | 0 | 0 | 1 | 1 | 118 | 117 | 116 | $\ldots$ | I3 | 12 | $\ldots$ | 121 | 120 | 119 |
| 1 | 0 | 1 | 0 | 0 | 119 | 118 | 117 | $\ldots$ | 14 | 13 | $\ldots$ | 122 | 121 | 120 |
| 1 | 0 | 1 | 0 | 1 | 120 | 119 | 118 | $\ldots$ | 15 | 14 | $\ldots$ | 123 | 122 | 121 |
| 1 | 0 | 1 | 1 | 0 | 121 | 120 | 119 | $\ldots$ | 16 | 15 | $\ldots$ | 124 | 123 | 122 |
| 1 | 0 | 1 | 1 | 1 | 122 | 121 | 120 | $\ldots$ | 17 | 16 | $\ldots$ | 125 | 124 | 123 |
| 1 | 1 | 0 | 0 | 0 | 123 | 122 | 121 | $\ldots$ | 18 | 17 | $\ldots$ | 126 | 125 | 124 |
| 1 | 1 | 0 | 0 | 1 | 124 | 123 | 122 | $\ldots$ | 19 | 18 | $\ldots$ | 127 | 126 | 125 |
| 1 | 1 | 0 | 1 | 0 | 125 | 124 | 123 | $\ldots$ | 110 | 19 | $\ldots$ | 128 | 127 | 126 |
| 1 | 1 | 0 | 1 | 1 | 126 | 125 | 124 | $\ldots$ | 111 | 110 | $\ldots$ | 129 | 128 | 127 |
| 1 | 1 | 1 | 0 | 0 | 127 | 126 | 125 | $\ldots$ | 112 | 111 | $\ldots$ | 130 | 129 | 128 |
| 1 | 1 | 1 | 0 | 1 | 128 | 127 | 126 | $\ldots$ | 113 | 112 | $\ldots$ | 131 | 130 | 129 |
| 1 | 1 | 1 | 1 | 0 | 129 | 128 | 127 | $\ldots$ | 114 | 113 | $\ldots$ | 10 | 131 | 130 |
| 1 | 1 | 1 | 1 | 1 | 130 | 129 | 128 | $\ldots$ | 115 | 114 | $\ldots$ | I1 | 10 | 131 |

BRLSHFTM4, 8, 16, 32

## Fill Mode Bi-Directional Barrel Shifter



BRLSHFTM4B


BRLSHFTM8B


BRLSHFTM16B


BRLSHFTM32B


BRLSHFTM are 4, 8, 16 and 32 bit fill mode bi-directional barrel shifters. Direction and fill mode is chosen by using the shift mode (MODE) input.
When MODE input is set to "01", data from (I) input slice is shifted to the left ( O ) output slice controlled by select (S) inputs. The trailing output (O) slice is filled with 0.

When MODE input is set to " 10 ", data from ( I ) input slice is shifted to the right ( O ) output slice controlled by select $(\mathrm{S})$ inputs. The trailing output ( O ) slice is filled with 0.

When MODE input is set to " 11 ", data from (I) input slice is shifted to the right ( O ) output slice controlled by select ( S ) inputs. The trailing output ( O ) slice is filled with 1.

The following truth table describes the behavior of 4-Bit fill mode bi-directional barrel shifter.

BRLSHFTM4 - 4-bit Fill Mode Bi-Directional Barrel Shifter

| Functions | Inputs |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MODE | S1 | S0 | 10 | 11 | 12 | 13 | 00 | 01 | 02 | 03 |
| Shift Nothing | 00 | x | x | x | x | x | x | 0 | 0 | 0 | 0 |
| Unsigned <br> Left Shift | 01 | 0 | 0 | a | b | c | d | a | b | c | d |
|  |  | 0 | 1 | a | b | c | d | b | c | d | 0 |
|  |  | 1 | 0 | a | b | c | d | c | d | 0 | 0 |
|  |  | 1 | 1 | a | b | c | d | d | 0 | 0 | 0 |
| Unsigned Right Shift | 10 | 0 | 0 | a | b | c | d | a | b | c | d |
|  |  | 0 | 1 | a | b | c | d | 0 | a | b | c |
|  |  | 1 | 0 | a | b | c | d | 0 | 0 | a | b |
|  |  | 1 | 1 | a | b | c | d | 0 | 0 | 0 | a |
| Signed Right Shift | 11 | 0 | 0 | a | b | c | d | a | b | c | d |
|  |  | 0 | 1 | a | b | c | d | 1 | a | b | c |
|  |  | 1 | 0 | a | b | c | d | 1 | 1 | a | b |
|  |  | 1 | 1 | a | b | c | d | 1 | 1 | 1 | a |


|  | I0 | O0 | - |
| :--- | :--- | :--- | :--- |
| $\Rightarrow$ | I1 | O1 | - |
| $\Rightarrow$ | I2 | O2 | - |
| $\Rightarrow$ | I3 | O3 | - |
| $\Rightarrow$ | I4 | O4 | - |
| $\Rightarrow$ | I5 | O5 | - |
| $\Rightarrow$ | I6 | O6 | - |
| $\Rightarrow$ | $I 7$ | O7 | - |
| $\Rightarrow$ | S0 |  |  |
| $\Rightarrow$ | S1 |  |  |
| $\rightarrow$ | S2 |  |  |
| $\Rightarrow$ | MODE0 |  |  |
| $\rightarrow$ | MODE1 |  |  |

BRLSHFTM8S

## BUF - BUF32 <br> General Purpose (Non-Inverting) Buffer



Single or multiple, general purpose, non-inverting buffer, where the output is always equal the input.

BUF

| Input | Output |
| :---: | :---: |
| $\mathbf{I}$ | $\mathbf{O}$ |
| 1 | 1 |
| 0 | 0 |

BUF2-32

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I} \mathbf{0}$ | $\ldots$ | $\mathbf{I n}-\mathbf{1}$ | $\mathbf{O 0}$ | $\ldots$ | $\mathbf{O n - 1}$ |
| 1 | $\ldots$ | 1 | 1 | $\ldots$ | 1 |
| 1 | $\ldots$ | 0 | 1 | $\ldots$ | 0 |
| 0 | $\ldots$ | 1 | 0 | $\ldots$ | 1 |
| 0 | $\ldots$ | 0 | 0 | $\ldots$ | 0 |

$$
\mathrm{n}=2,3,4,5,6,7,8,9,10,12,16,32
$$



BUF3S


BUF8B


BUF16B


BUF4S


BUF32B


BUF5S


BUF2S


BUF6S


BUF7S


BUF10S


BUF12S


BUF8S


BUF9S
$\rightarrow$
$\rightarrow$
$\rightarrow$

-
$\rightarrow-$
$\rightarrow$
$\rightarrow$
$\rightarrow$
-
$\rightarrow-$


BUF16S

4
$\rightarrow$
$-$
$\rightarrow$
$--$
$\rightarrow$
$\rightarrow$
$\rightarrow$
$\rightarrow$
$\rightarrow$
BUF32S

## BUFE - BUFE32

3-State Buffers with Active High Enable


BUFE


BUFE3B


BUFE4B


BUFE5B

Single or multiple 3-state Buffers with common active High Enable (E). When $E=0$, the output goes into the High-impendence $(Z)$ state. When $E$ $=1$, output is same as the input.

BUFE

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{I}$ | $\mathbf{O}$ |
| 0 | X | Z |
| 1 | 1 | 1 |
| 1 | 0 | 0 |

BUFE2-32

| Inputs |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{1 0}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{O 0}$ | $\ldots$ | On-1 |  |  |
| 0 | x | $\ldots$ | x | Z | $\ldots$ | Z |  |  |
| 1 | 1 | $\ldots$ | 1 | 1 | $\ldots$ | 1 |  |  |
| 1 | 1 | $\ldots$ | 0 | 1 | $\ldots$ | 0 |  |  |
| 1 | 0 | $\ldots$ | 1 | 0 | $\ldots$ | 1 |  |  |
| 1 | 0 | $\ldots$ | 0 | 0 | $\ldots$ | 0 |  |  |

$$
\mathrm{n}=2,3,4,5,6,7,8,9,10,12,16,32
$$



BUFE6B


BUFE10B


BUFE7B


BUFE12B


BUFE8B


BUFE16B


BUFE9B


BUFE32B


## BUFT - BUFT32

## 3-State Buffers with Active Low Enable



BUFT


BUFT3B


BUFT5B

Single or multiple 3-state Buffers with active Low Enable (T).
When $T=1$, output goes into the High-impendence $(Z)$ state. When $T=0$, output is the same as the input.

BUFT

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathbf{T}$ | $\mathbf{I}$ | $\mathbf{O}$ |
| 1 | x | $\mathbf{Z}$ |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

BUFT2-32

| Inputs |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{T}$ | $\mathbf{I 0}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{O 0}$ | $\ldots$ | On-1 |
| 1 | x | $\ldots$ | x | Z | $\ldots$ | Z |
| 0 | 1 | $\ldots$ | 1 | 1 | $\ldots$ | 1 |
| 0 | 1 | $\ldots$ | 0 | 1 | $\ldots$ | 0 |
| 0 | 0 | $\ldots$ | 1 | 0 | $\ldots$ | 1 |
| 0 | 0 | $\ldots$ | 0 | 0 | $\ldots$ | 0 |

$\mathrm{n}=2,3,4,5,6,7,8,9,10,12,16,32$


BUFT6B


BUFT10B


BUFT7B


BUFT12B


BUFT8B


BUFT16B


BUFT9B


BUFT32B


## CB2CE, CB4CE, CB8CE, CB16CE, CB32CE

## Cascadable Binary Counters with Clock Enable and Asynchronous Clear



CB2CEB


CB4CEB


CB8CEB


| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | C | Qz-Q0 | TC | CEO |
| 1 | x | x | 0 | 0 | 0 |
| 0 | 0 | x | No Chg | No Chg | 0 |
| 0 | 1 | $\uparrow$ | Inc | TC | CEO |

z = 1 for CB2CE; z = 3 for CB4CE; z = 7 for CB8CE; z = 15 for CB16CE;
z = 31 for CB32CE
TC = Qz•Q(z-1)•Q(z-2) $\cdot \ldots \cdot$ Q0
CEO = TC•CE

CB16CEB


## CB2CLE, CB4CLE, CB8CLE, CB16CLE, CB32CLE

## Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear



CB2CLEB


CB4CLEB


CB16CLEB

CB2CLE, CB4CLE, CB8CLE, CB16CLE, CB32CLE are, respectively 2-, 4-, 8-,16-, 32-Bit Loadable Cascadable Binary Counters with Clock Enable and Asynchronous Clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input (L) is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-toHigh clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.
The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.
Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

| Inputs |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D z}-\mathbf{D 0}$ | Qz - Q0 | TC | CEO |  |  |
| 1 | x | x | x | x | 0 | 0 | 0 |  |  |
| 0 | 1 | x | $\uparrow$ | Dn | Dn | TC | CEO |  |  |
| 0 | 0 | 0 | x | x | No Chg | No Chg | 0 |  |  |
| 0 | 0 | 1 | $\uparrow$ | x | Inc | TC | CEO |  |  |

z= 1 for CB2CLE; z = 3 for CB4CLE; z = 7 for CB8CLE; z = 15 for CB16CLE; z = 31 for CB32CLE

$$
\begin{aligned}
& \mathrm{TC}=\mathrm{Qz} \cdot \mathrm{Q}(\mathrm{z}-1) \cdot \mathrm{Q}(\mathrm{z}-2) \cdot \ldots \cdot \mathrm{QO} \\
& \mathrm{CEO}=\mathrm{TC} \cdot \mathrm{CE}
\end{aligned}
$$



## CB2CLED, CB4CLED, CB8CLED, CB16CLED, CB32CLED <br> Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear



CB2CLEDB


CB4CLEDB


CB16CLEDB


CB2CLED, CB4CLED, CB8CLED, CB16CLED, CB32CLED are, respectively 2-, 4, 8-, 16-, 32-Bit Loadable Cascadable Bidirectional Binary Counters with Clock Enable and Asynchronous Clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input $(\mathrm{L})$ is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs decrement when CE is High and UP is Low during the Low-to-High clock transition. The Q outputs increment when CE and UP are both High. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.
For counting up, the terminal count (TC) output is High when all Q outputs are High. For counting down, the TC output is High when all Q outputs and UP are Low.

To cascade counters, the clock enable output (CEO) of each counter is connected to the CE pin of the next stage. The C, UP, L and CLR inputs are connected in parallel. The CEO output is High when TC and CE is High.
When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

| Inputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{U P}$ | $\mathbf{D z}-\mathbf{D 0}$ | $\mathbf{Q z}-\mathbf{Q 0}$ | TC | CEO |
| 1 | x | x | x | x | x | 0 | 0 | 0 |
| 0 | 1 | x | $\uparrow$ | x | Dn | Dn | TC | CEO |
| 0 | 0 | 0 | x | x | x | No Chg | No Chg | 0 |
| 0 | 0 | 1 | $\uparrow$ | 1 | x | Inc | TC | CEO |
| 0 | 0 | 1 | $\uparrow$ | 0 | x | Dec | TC | CEO |

z = 1 for CB2CLED; z = 3 for CB4CLED; $z=7$ for CB8CLED; $z=15$ for CB16CLED; $z=31$ for CB32CLED

TC = (Qz.Q(z-1)....Q0.UP) + (not(Qz).not(Q(z-1))...not(Q0.UP))
$C E O=T C \cdot C E$


## CB2RE, CB4RE, CB8RE, CB16RE, CB32RE

## Cascadable Binary Counters with Clock Enable and Synchronous Reset



CB2REB


CB4REB


CB16REB


## CB2RLE, CB4RLE, CB8RLE, CB16RLE, CB32RLE <br> Loadable Cascadable Binary Counters with Clock Enable and Synchronous Reset



CB2RLEB


CB4RLEB


CB16RLEB

CB2RLE, CB4RLE, CB8RLE, CB16RLE, CB32RLE are respectively 2-. 4-. 8-, 16- and 32-Bit Loadable Cascadable Binary Counters with Clock Enable and Synchronous Reset.
The synchronous reset $(R)$ is the highest priority input. When $R$ is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transition.

The data on the $D$ input is loaded into the counter when the load enable input $(\mathrm{L})$ is High during the Low-to-High clock transition, independent of the state of clock enable (CE).
The Q outputs increment when clock enable (CE) is High during the Low-toHigh clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.
The terminal count (TC) output is High when all Q outputs are High. The clock enable output (CEO) is High when TC and CE are both High.
Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

| Inputs |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D z}-\mathbf{D 0}$ | $\mathbf{Q z}-\mathbf{Q 0}$ | TC | $\mathbf{C E O}$ |  |  |
| 1 | x | x | $\uparrow$ | x | 0 | 0 | 0 |  |  |
| 0 | 1 | x | $\uparrow$ | Dn | Dn | TC | CEO |  |  |
| 0 | 0 | 0 | x | x | No Chg | No Chg | 0 |  |  |
| 0 | 0 | 1 | $\uparrow$ | x | Inc | TC | CEO |  |  |

z = 1 for CB2RLE; $z=3$ for CB4RLE; $z=7$ for CB8RLE; $z=15$ for CB16RLE; $z$ $=31$ for CB32RLE

$$
\begin{aligned}
& \mathrm{TC}=\mathrm{Qz} \cdot \mathrm{Q}(\mathrm{z}-1) \cdot \mathrm{Q}(\mathrm{z}-2) \cdot \ldots \cdot \mathrm{Q0} \\
& \mathrm{CEO}=\mathrm{TC} \cdot \mathrm{CE}
\end{aligned}
$$



## CD4CE

## Cascadable BCD Counter with Clock Enable and Asynchronous Clear

CE

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{C}$ | Q3 | Q2 | Q1 | Q0 | TC | CEO |  |  |
| 1 | x | x | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 1 | $\uparrow$ | Inc | Inc | Inc | Inc | TC | CEO |  |  |
| 0 | 0 | x | No Chg | No Chg | No Chg | No Chg | TC | 0 |  |  |
| 0 | 1 | x | 1 | 0 | 0 | 1 | 1 | 1 |  |  |

TC = Q3•!Q2•!Q1•Q0
CEO $=T C \cdot C E$

## CD4CLE

## Loadable Cascadable BCD Counter with Clock Enable and Asynchronous Clear



CD4CLEB

| D0 | Q0 |
| :---: | :---: |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{CE} \end{aligned}$ | CEO |
| C | TC |
|  |  |

CD4CLES

CD4CLE is a loadable, cascadable binary-coded-decimal (BCD) counter with clock enable and asynchronous Clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.

The data on the D input is loaded into the counter when the load enable input $(\mathrm{L})$ is High during the Low-to-High clock transition, independent of the state of clock enable (CE).
The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.
The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High. Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg. 11 -> 0.

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{L}$ | CE | D3 - D0 | $\mathbf{C}$ | Q3 | Q2 | Q1 | Q0 | TC | CEO |  |
| 1 | x | x | x | x | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | x | $\mathrm{D} 3-\mathrm{D} 0$ | $\uparrow$ | D 3 | D 2 | D 1 | D 0 | TC | CEO |  |
| 0 | 0 | 1 | x | $\uparrow$ | Inc | Inc | Inc | Inc | TC | CEO |  |
| 0 | 0 | 0 | x | x | No Chg | No Chg | No Chg | No Chg | TC | 0 |  |
| 0 | 0 | 1 | x | x | 1 | 0 | 0 | 1 | 1 | 1 |  |

TC = Q3•!Q2•!Q1•Q0
CEO $=T C \cdot C E$

## CD4RE

## Cascadable BCD Counter with Clock Enable and Synchronous Reset



CD4REB

CD4RE is a cascadable binary-coded-decimal (BCD) counter with clock enable and synchronous reset.
The synchronous reset (R) is the highest priority input. When $R$ is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transitions.

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain


CD4RES unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High. Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.
As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg. 11 -> 0.

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | Q3 | Q2 | Q1 | Q0 | TC | CEO |  |  |
| 1 | x | $\uparrow$ | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 1 | $\uparrow$ | Inc | Inc | Inc | Inc | TC | CEO |  |  |
| 0 | 0 | x | No Chg | No Chg | No Chg | No Chg | TC | 0 |  |  |
| 0 | 1 | x | 1 | 0 | 0 | 1 | 1 | 1 |  |  |

$\mathrm{TC}=\mathrm{Q} 3 \cdot!\mathrm{Q} 2 \cdot!\mathrm{Q} 1 \cdot \mathrm{Q} 0$
CEO $=T C \cdot C E$

## CD4RLE

## Loadable Cascadable BCD Counter with Clock Enable and Synchronous Reset



CD4RLEB

| D0 | Q0 |
| :---: | :---: |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{CE} \end{aligned}$ | CEO |
| C | TC |
|  |  |

CD4RLES

CD4RLE is a loadable cascadable binary-coded-decimal (BCD) counter with clock enable and synchronous reset
The synchronous reset (R) is the highest priority input. When $R$ is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transition.

The data on the D input is loaded into the counter when the load enable input $(\mathrm{L})$ is High during the Low-to-High clock transition, independent of the state of clock enable (CE).

The Q outputs increment when clock enable (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.

The terminal count (TC) output is High when Q3 and Q0 are High and Q2 and Q1 are Low. The clock enable output (CEO) is High when TC and CE are both High. Larger counters can be created by connecting the CEO output of the first stage to the CE input of the next stage and connecting C, L and CLR inputs in parallel. When cascading counters, use the CEO output if the counter uses the CE input; use the TC output if it does not.

As it is a BCD counter, it counts from decimal 0 to 9 usually, if there is an illegal count (ie. 10, 11, 12, 13, 14, 15) happen, it returns to 0 immediately in the next count, eg. 11 -> 0.

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | D3 - D0 | $\mathbf{C}$ | $\mathbf{Q 3}$ | $\mathbf{Q 2}$ | $\mathbf{Q 1}$ | $\mathbf{Q 0}$ | TC | CEO |  |
| 1 | x | x | x | $\uparrow$ | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | x | $\mathrm{D} 3-\mathrm{D} 0$ | $\uparrow$ | D 3 | D | D | D 0 | TC | CEO |  |
| 0 | 0 | 1 | x | $\uparrow$ | Inc | Inc | Inc | Inc | TC | CEO |  |
| 0 | 0 | 0 | x | x | No Chg | No Chg | No Chg | No Chg | TC | 0 |  |
| 0 | 0 | 1 | x | x | 1 | 0 | 0 | 1 | 1 | 1 |  |

TC = Q3•!Q2•!Q1•Q0
CEO $=T C \cdot C E$

## Clock Dividers



CDIV3


CDIV4


CDIV5


CDIV6


CDIV12


CDIV32


CDIV8


CDIV16


CDIV64


CDIV9


CDIV20


CDIV128



CDIV24


CDIV256

## CDIV2DC50 - CDIV256DC50

## Clock Dividers with 50\% Duty Cycle Output



CDIV4DC50


CDIV6DC50


CDIV8DC50

The CDIVn50DC components are clock dividers that can produce clock division output of $50 \%$ duty cycle using only even division numbers. The divide-by $n$ values available are $2,4,6,8,10,12,16,20,24,32,64,128$ and 256.

The waveform below shows the CDIV4 component where the output (CLKDV) is produced with duty cycle of $50 \%$.


CDIV24DC50


CDIV12DC50


CDIV16DC50


CDIV20DC50


CDIV64DC50


CDIV128DC50

# CDIVN＿8，CDIVN＿16，CDIVN＿32 

## Programmable Clock Divider



CDIVN＿8


CDIVN＿16


CDIVN 32

These are programmable clock dividers that can divide the incoming clock by user－ programmed value present at the control input（CNTL）．The bus length of the control input（CNTL）is available in 8－，16－and 32－bit for CDIVN＿8，CDIVN＿16，and CDIVN ＿32 components respectively．
When devisor（CNTL）input is set to 0 the output（CLKDV）takes precedence over the internal counter output and becomes equal to the clock input（CLKIN）．When Load input is High internal counter can be forced to load．When Load input is Low and a change in CNTL input occurs，a delay due to last value in the internal counter can be expected．

The clock output（CLKDV）duty cycle is $1 / \mathrm{n}$ where n is the devisor value from the control（CNTL）input．

The following waveform shows the expected behavior using the Load inputs：

| －CLKIN | 0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| －CLKDV | 0 |  |  |  |  |
| ⿴囗 CNTL | 00000 | $\bigcirc 00000004$ | 0000000 A | 人00000014 |  |
| －LOAD | 0 | $\square$ |  |  |  |

Expected output when Load is set to High and used to force the counter with new CNTL input．


Expected output when Load is held Low and new CNTL input is loaded．A delay due to the internal counter can be expected between the next CLKDV output transitions．

## CJ2CE, CJ4CE, CJ5CE, CJ8CE, CJ16CE, CJ32CE Johnson Counters with Clock Enable and Asynchronous Clear



CJ2CEB


CJ4CEB


CJ5CEB


CJ8CEB
CJ2CE, CJ4CE, CJ5CE, CJ8CE, CJ16CE, and CJ32CE are, respectively 2-, 4, 5-, 8-, 16-, and 32-Bit Johnson/ shift counters with clock enable and asynchronous clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go Low independent of the clock (C) transitions.
The counter increments when clock enable (CE) input is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and outputs remain unchanged from the previous state.
When the Johnson/shift counter increment, the output data is shifted along one place, i.e. from Q0 to Q1, Q1 to Q2 and so forth.

| Inputs |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{C}$ | Q0 | Q1 | $\ldots$ | Qz-1 | Qz |  |
| 1 | x | x | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | x | No Chg | No Chg | No Chg | No Chg | No Chg |  |
| 0 | 1 | $\uparrow$ | $\overline{\mathrm{qz}}$ | q 0 | $\ldots$ | $\mathrm{qz}-2$ | $\mathrm{qz}-1$ |  |

$\mathrm{q}=$ state of referenced output one setup time prior to active clock transition z = 1 for CJ2CE; $z=3$ for CJ4CE; $z=4$ for CJ5CE; $z=7$ for CJ8CE; $z=15$ for CJ16CE; z = 31 for CJ32CE


CJ16CEB


CJ32CEB


CJ2CES


CJ4CES


CJ5CES


CJ8CES


CJ16CES

## CJ2RE, CJ4RE, CJ5RE, CJ8RE, CJ16RE, CJ32RE Johnson Counters with Clock Enable and Synchronous Reset



CJ2REB


CJ4REB

CJ5REB


CJ2RE, CJ4RE, CJ5RE, CJ8RE, CJ16RE, CJ32RE are, respectively 2-, 4-, 5-, 8-, 16-, 32-Bit Johnson/ shift counters with clock enable and synchronous reset.
The synchronous clear ( $R$ ) is the highest priority input. When $R$ is High, all other inputs are ignored and all outputs go Low during the Low-to-High clock (C) transitions.

The counter increments when the clock enable input (CE) is High during the Low-to-High clock transition. When CE is Low, clock transitions are ignored and the outputs remain unchanged from the previous state.
When the Johnson/shift counter increment, the output data is shifted along one place, i.e. from Q0 to Q1, Q1 to Q2 and so forth.

| Inputs |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | CE | $\mathbf{C}$ | $\mathbf{Q 0}$ | $\mathbf{Q 1}$ | $\ldots$ | Qz-1 | Qz |  |
| 1 | x | $\uparrow$ | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | x | No Chg | No Chg | No Chg | No Chg | No Chg |  |
| 0 | 1 | $\uparrow$ | $\overline{\mathrm{qz}}$ | q 0 | $\ldots$ | $\mathrm{qz}-2$ | $\mathrm{qz}-1$ |  |

$\mathrm{q}=$ state of referenced output one setup time prior to active clock transition $z=1$ for CJ2RE; $z=3$ for CJ4RE; $z=4$ for CJ5RE; $z=7$ for CJ8RE; $z=15$ for CJ16RE; $z=31$ for CJ32RE


CJ8REB


CJ16REB


CJ32REB


CJ2RES


CJ4RES


CJ5RES


CJBRES


CJ16RES

## CLKMAN_1, 2, 3, 4

n Operational Output Digital Clock Manager


CLKMAN_1


CLK_FREQ_MHZ: 50
CLKMAN_2


CLK_FREQ_MHZ: 50
CLKMAN_3

.CLK_FREQ_MHZ: 50
CLKMAN_4

CLKMAN_1, CLKMAN_2, CLKMAN_3 and CLKMAN_4 are single, dual and multiple operational generic digital clock managers. These components provide a means to generate a wide variety of clocks depending on the users need at design time. CLKO is the exact same period as the input clock CLK however it is synchronized by the clock manager. The clock output (CLKA, CLKB, CLKC, and CLKD) of these components provides functions such as divide, multiply and phase shift of clock input CLKI. These outputs are also synchronized relative to the CLKO pin which serves as a reference clock for these outputs.

The CLKMAN_n components are automatically linked with the Altium core generator engine. Once an FPGA design containing this component is synthesized, the FPGA device clock manager or phase lock loop type primitives are automatically inferred in the design output before place and route occurs.

The number of CLKMAN_n components used per FPGA design is determined by the number of clock manager primitives allowed by the particular FPGA. Please refer to the FPGA device vendor's data sheet for the number of actual inferred primitive (see table below) supported.
The following table lists the supported FPGA devices and its primitive inferred.

| FPGA Vendor | Device | Inferred Primitive |
| :---: | :---: | :---: |
| Xilinx | Spartan-II | CLKDLL |
|  | Virtex | CLKDLL |
|  | Spartan-IIE | CLKDLLE |
|  | Virtex-E | CLKDLLE |
|  | Virtex-II | DCM |
|  | Virtex-II Pro | DCM |
|  | Spartan3 | DCM |
|  | Virtex-4 | DCM |
|  | Cyclone | ALTPLL |
|  | Stratix | ALTPLL |
|  | StratixII | ALTPLL |
|  | StratixGX | ALTPLL |
| Actel | ProAsic Plus | PLLCORE |

The desired clock output operation derived from the clock input is achieved by using the following configurable parameters found on the components properties:
CLK_FREQ_MHZ - This specifies the clock input (CLK) frequency. The default value is set to 50 MHz . The frequency range is dependent on the FPGA device and its speed grade. This parameter is essential for Altera but not used for Xilinx clock managers.

CLKn_OPERATION - Where $n$ represents A, B, C and D output ports. The parameter defines the desired operation of CLKn output. The default operation is set to phase shift with angles set to $90^{\circ}, 180^{\circ}$ and $270^{\circ}$.

## Phase Shifting Operation

Phase shift operation is performed by setting the relevant operational output port's CLKn_Operation parameter value to >> <phase_shift>. Where phase_shift is the actual value in degrees this clock needs to be phase shifted compared to the reference clock CLKO. The set of allowable values here depend on the particular device.

## Divide operation

Divide operation is performed by setting the relevant operational output port's CLKn_Operation parameter value to /<divison_number>. Where division_number is the value CLKn is divided by compared to the reference clock CLKO. The set of values permitted depends on the particular device.

## Multiply Operation

Multiply operation is performed by setting the relevant operational output ports CLKn_Operation parameter value to $\mathbf{x}$ <multiply_number>. Where multiply_number is the number of times this clock is multiplied by when compared to the reference clock.

## COMP2 - COMP32

## Identity Comparator



COMP4B


COMP5B


COMP9B


COMP32B

COMP2, COMP3, COMP4, COMP5, COMP6, COMP7, COMP8, COMP9, COMP10, COMP12, COMP16 and COMP32 are, respectively, 2-, 3-, 4-, $5-$ - $6-, 7-, 8$-, $9-, 10-, 12$-, 16 - and 32 -bit identity comparators. The equal output (EQ) of the identity comparator is High when the two words An A 0 and $\mathrm{Bn}-\mathrm{B0}$ are equal. When any two of the corresponding bits from each word are not the same, the EQ output is Low.

| Inputs |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A n}, \mathbf{B n}$ | $\ldots$ | $\mathbf{A 1}, \mathbf{B 1}$ | $\mathbf{A 0}, \mathbf{B 0}$ | EQ |
| $\mathrm{An} \neq \mathrm{Bn}$ | $\ldots$ | $\mathrm{A} 1 \neq \mathrm{B} 1$ | $\mathrm{~A} 0 \neq \mathrm{B} 0$ | 0 |
| $\mathrm{An} \neq \mathrm{Bn}$ | $\ldots$ | $\mathrm{A} 1 \neq \mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | 0 |
| $\mathrm{An} \neq \mathrm{Bn}$ | $\ldots$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | 0 |
| $\mathrm{An}=\mathrm{Bn}$ | $\ldots$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | 1 |



COMP2S



## COMPM2 - COMPM32

Magnitude Comparator


COMPM2B


COMPM3B


COMPM4B


COMPM5B


COMPM6B

COMPM2, COMPM3, COMPM4, COMPM5, COMPM6, COMPM7, COMPM8, COMPM9, COMPM10, COMPM12, COMPM16, and COMPM32 are, respectively, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16- and 32-bit magnitude comparators that compare two positive binary-weighted words. The greater-than output (GT) is High when A>B, and the less-than output (LT) is High when $\mathrm{A}<\mathrm{B}$. When the two words are equal, both GT and LT are Low. Equality can be measured with this macro by comparing both outputs with a NOR gate.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A} n, \mathrm{~B} \boldsymbol{n}$ | $\ldots$ | $\mathrm{~A} 1, \mathrm{~B} 1$ | $\mathbf{A 0}, \mathbf{B 0}$ | GT | LT |
| $\mathrm{A} n>\mathrm{B} n$ | $\ldots$ | X | X |  |  |
| $\mathrm{A} n=\mathrm{B} n$ | $\ldots$ | $\mathrm{~A} 1>\mathrm{B} 1$ | X | 1 | 0 |
| $\mathrm{~A} n=\mathrm{B} n$ | $\ldots$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0>\mathrm{B} 0$ |  |  |
| $\mathrm{~A} n<\mathrm{B} n$ | $\ldots$ | X | X |  |  |
| $\mathrm{A} n=\mathrm{B} n$ | $\ldots$ | $\mathrm{~A} 1<\mathrm{B} 1$ | X | 0 | 1 |
| $\mathrm{~A} n=\mathrm{B} n$ | $\ldots$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0<\mathrm{B} 0$ |  |  |
| $\mathrm{~A} n=\mathrm{B} n$ | $\ldots$ | $\mathrm{~A} 1=\mathrm{B} 1$ | $\mathrm{~A} 0=\mathrm{B} 0$ | 0 | 0 |



COMPM7B


COMPM12B


COMPM8B



COMPM9B




## CR2CE, CR4CE, CR8CE, CR16CE, CR32CE

## Negative-Edge Binary Ripple Counters with Clock Enable and Asynchronous Clear



CR2CEB


CR4CEB


CR8CEB

CR2CE, CR4CE, CR8CE, CR16CE, CR32CE are respectively 2-, 4-, 8-, 16-, 32-bit negative-edge binary ripple counters with clock enable and asynchronous clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and all outputs go to Low independent of the clock (C) transitions.
The counter increments when clock enable input (CE) is High during the High-to-Low clock transition. When CE is Low, clock transitions are ignored and the outputs remain in the same state as the previous clock cycle.

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| CLR | CE | C | Qz- Q0 |
| 1 | x | x | 0 |
| 0 | 0 | x | No Chg |
| 0 | 1 | $\downarrow$ | Inc |

z=1 for CR2CE; Z=3 for CR4CE; z = 7 for CR8CE; $z=15$ for CR16CE; $z$ = 31 for CR32CE.



CR8CES


CR16CES

## D2_4, D3_8, D4_16, D5_32 <br> $\boldsymbol{m}$ - to $\boldsymbol{n}$-Line Decoder




D4_16S

## D2_4E, D3_8E, D4_16E, D5_32E

## $\boldsymbol{m}$ - to $\boldsymbol{n}$-Line Decoder with Enable




D2_4ES


D3_8ES


## BCD-to-Decimal Decoder/Driver



D4_10S

D4_10 is an inverted one-hot decoder. It decodes valid BCD input logic ensuring that all outputs remain off for all invalid binary input conditions. The BCD logic is connected to inputs $\mathrm{D}[3 . .0]$, with the resulting inverted one-hot decoded logic appearing on outputs Y[9..0].

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | D0 | Y9 | Y8 | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | x | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BCD-to-Decimal Decoder/Driver with Enable



D4_10EB


D4_10ES


D4_10E is an inverted one-hot decoder. When the Enable input is High, the device decodes valid BCD input logic ensuring that all outputs remain off for all invalid binary input conditions. The BCD logic is connected to inputs $A[3 . .0]$, with the resulting inverted one-hot decoded logic appearing on outputs D[9..0].

| Inputs |  |  |  |  | Outputs |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | D3 | D2 | D1 | D0 | Y9 | Y8 | Y7 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 |
| 0 | x | x | x | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | x | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## D7SEG

7-Segment Display Decoder for Common-Cathode LED
$\mathrm{D}[3 . .0] \mathrm{Y}[6 . .0]$ D7SEGB

D7SEGS

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | D0 | YN6 | YN5 | YN4 | YN3 | YN2 | YN1 | YN0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

## D7SEGN

7-Segment Display Decoder for Common-Anode LED


D7SEGNB

|  |  | YN0 |
| :--- | :--- | :--- |
|  | D0 | YN1 |
|  | D1 | YN2 |
| D2 | YN3 |  |
|  | D3 | YN4 |
|  | YN5 |  |
|  |  | YN6 |
|  |  |  |

D7SEGNS

D7SEGN decodes a 4-bit binary-coded-decimal (BCD) input for 7Segment Common-Anode LED Display. Outputs of D7SEGN are Active Low.

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | D0 | Y6 | Y5 | Y4 | Y3 | Y2 | Y1 | Y0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

E4_2, E8_3, E16_4, E32_5
$m$-Line to $n$-Line Priority Encoder


E4_2, E8_3, E16_4 and E32_5 are respectively 4-to 2-Line, 8-to 3-Line, 16-to 4Line and 32 -to 5 -Line Priority Encoders. It accepts data from D0-Dm inputs and provides binary representation on the outputs A0-An. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output. Input lines D3, D7, D15, D31 are the highest priority in each of the types of the encoders.
When all data inputs are Low or the lowest priority line (D0) is High and all other inputs are Low, all outputs (A0, A1, A2, An) are forced to Low state.
$\mathrm{D}[31 . .0] \mathrm{A}[4 . .0]$
E32_5B


> E4_2S


[^1]

E4_2E, E8_3E, E16_4E, E32_5E
$m$-Line to $\boldsymbol{n}$-Line Priority Encoder with Enable
$\rightarrow \mathrm{D}[3.0] \quad \mathrm{A}[1.0]=\mathrm{E}=2, \mathrm{E} 8$ _3, E16_4 and E32_5E are respectively 4-to 2-Line, 8-to 3-Line, 16-to 4Line and 32-to 5-Line Priority Encoders with Enable. It accepts data from D0-Dm inputs and provides binary representation on the outputs A0-An when enable (E) is High. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output. Input lines D3, D7, D15, D31 are the highest priority in each of the types of the encoders.

When all data inputs are Low or the lowest priority line (D0) is High and all other inputs are Low, and enable ( $E$ ) is High all outputs (A0, A1, A2, An) are forced to Low state. When enable ( E ) is Low all data inputs as overridden and outputs (A0, A1, A2, An) are forced to Low state.

\left.| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |  | Decimal value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| of Output A |  |  |  |  |  |  |  |  |  |  |  |  |  |$\right]$

$\mathrm{n}=3, \mathrm{~m}=1$ for E4_2
$\mathrm{n}=7, \mathrm{~m}=2$ for E8_3
$\mathrm{n}=15, \mathrm{~m}=3$ for E16_4
$\mathrm{n}=31, \mathrm{~m}=4$ for E32_5


## E10_4

## Decimal-to-BCD Decoder/Driver

$\mathrm{D}[9 . .0] \mathrm{A}[3.0]$
E10_4B

E10_4S

This device decodes data from Decimal logic to BCD logic ensuring that all outputs remain high for all invalid binary input conditions. The binary logic is connected to inputs $D[9 . .0]$, with the resulting BCD decoded logic appearing on outputs $A[3 . .0]$.

| D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| All other combinations |  |  |  |  |  |  |  |  |  | 1 | 1 | 1 | 1 |

## E10_4E

## Decimal-to-BCD Decoder/Driver with Enable



E10_4EB


E10_4ES

When the Enable input is High, this device decodes data from Decimal logic to BCD logic ensuring that all outputs remain high for all invalid binary input conditions. The binary logic is connected to inputs $\mathrm{D}[9 . .0]$, with the resulting inverted BCD decoded logic appearing on outputs $A[3 . .0]$.

| Inputs |  |  |  |  |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A3 | A2 | A1 | A0 |
| 0 | x | x | x | x | x | x | x | x | x | x | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 |  |  |  | All o | er co | mbina | tions |  |  |  | 1 | 1 | 1 | 1 |

FD, FD2, FD4, FD8, FD16, FD32

## D-Type Flip-Flop



FD

FD, FD2, FD4, FD8, FD16, FD32 are, respectively 1-, 2-, 4-, 8-, 16-, 32Bit D-type positive edge trigger flip-flop.
Input data (D) is loaded into the output (Q) during Low-to-High clock (C) transition.


| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| $\uparrow$ | d | d |




FD2S

| D0 | Q0 |
| :---: | :---: |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| C |  |

## FD 1

## D-Type Negative Edge Flip-Flop



FD_1 is a D-type negative edge trigger flip-flop. Input data (D) is loaded into the output (Q) during High-to-Low clock (C) transition.

| Inputs |  | Output |
| :---: | :---: | :---: |
| C | $\mathbf{D}$ | $\mathbf{Q}$ |
| $\downarrow$ | d | d |

## FDC, FD2C, FD4C, FD8C, FD16C, FD32C

D-Type Flip-Flop with Asynchronous Clear


FDC


FD2CB


FD4CB
FD8CB
FD16CB
FD32CB

## FDC 1

## D-Type Negative Edge Flip-Flop with Asynchronous Clear



FDC_1 is a D type negative edge flip-flop with asynchronous clear (CLR). When clear (CLR) is High, all other inputs are ignored and output (Q) is set to Low. Input data ( D ) is loaded into the output (Q) when clear (CLR) is Low on the High-to-Low clock (C) transition.

FDC_1

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| CLR | C | D | $\mathbf{Q}$ |
| 1 | x | x | 0 |
| 0 | $\downarrow$ | d | d |

## FDCE, FD2CE, FD4CE, FD8CE, FD16CE, FD32CE

D-Type Flip-Flop with Clock Enable and Asynchronous Clear



## FDCE_1

## D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear



FDCE_1

FDCE_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous clear (CLR). When clear (CLR) is High, all other inputs are ignored and output $(Q)$ is set to Low. When clear (CLR) is Low and clock enable (CE) is High, input data (D) is loaded into the output (Q) on the High-to-Low clock (C) transition. When clock enable (CE) is Low and clear (CLR) is Low, clock transitions are ignored and output (Q) does not change state.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | CE | C | D | Q |
| 1 | x | x | x | 0 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | d | d |

## FDCEN

## D-Type Flip-Flop with Clock Enable and Asynchronous Clear and Inverted and Non-Inverted Outputs



FDCEN

FDCEN is a $D$ type positive edge flip-flop with clock enable (CE) and asynchronous clear (CLR) and inverted (QN) and non-inverted (Q) outputs. When clear (CLR) is High, all other inputs are ignored and inverted (QN) and non-inverted (Q) outputs are set to High and Low respectively. When clear (CLR) is Low and clock enable (CE) is High, input data ( $D$ ) is loaded into the outputs $Q$ and $Q N$ on the Low-to-High clock (C) transition. When clock enable (CE) is Low and clear (CLR) is Low, clock transitions are ignored and outputs do not change state.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | x | x | x | 0 | 1 |  |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |  |

## FDCN

## D-Type Flip-Flop with Asynchronous Clear and Inverted and NonInverted Outputs



FDCN

FDCN is a $D$ type positive edge flip-flop with asynchronous clear (CLR) and inverted (QN) and non-inverted (Q) outputs. When clear (CLR) is High, all other inputs are ignored and inverted (QN) and non-inverted (Q) outputs are set to High and Low respectively. Input data (D) is loaded into the outputs when clear (CLR) is Low on the Low-to-High clock (C) transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | x | x | 0 | 1 |
| 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDCP, FD2CP, FD4CP, FD8CP, FD16CP, FD32CP

## D-Type Flip-Flop with Asynchronous Preset and Clear



FDCP

FDCP, FD2CP, FD4CP, FD8CP, FD16CP, FD32CP are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with asynchronous preset (PRE) and clear (CLR).
When clear (CLR) is High, all inputs are cleared and output (Q) is set to Low. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) is Low, input data (D) is transferred to output ( Q ) on the Low-to-High clock (C) transition.


| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | C | D | Q |
| 1 | x | x | x | 0 |
| 0 | 1 | x | x | 1 |
| 0 | 0 | $\uparrow$ | d | d |

FD2CPB


FD4CPB


FD8CPB


FD16CPB


FD32CPB


FDCP_1

## D-Type Negative Edge Flip-Flop with Asynchronous Preset and Clear



FDCP_1 is a D type negative edge flip-flop with asynchronous preset (PRE) and clear (CLR).
When clear (CLR) is High, all inputs other inputs are ignored and output $(Q)$ is set to Low. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and output (Q) is set to High. When clear (CLR) and preset (PRE) are Low, input data (D) is transferred to output (Q) on the High-to-Low clock (C) transition.
FDCP_1

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | C | D | Q |
| 1 | x | x | x | 0 |
| 0 | 1 | x | x | 1 |
| 0 | 0 | $\downarrow$ | d | d |

## FDCPE, FD2CPE, FD4CPE, FD8CPE, FD16CPE, FD32CPE

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear



FDCPE


FD2CPEB


FD4CPEB

FDCPE, FD2CPE, FD4CPE, FD8CPE, FD16CPE, FD32CPE are, respectively $1-, 2-, 4-, 8-, 16$-, 32 -Bit D type positive edge flip-flops with clock enable (CE) and asynchronous preset (PRE) and clear (CLR). When clear (CLR) is High, all other inputs are ignored and output $(Q)$ is set to Low. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and output $(Q)$ is set to High. When clear (CLR) and preset (PRE) are Low and clock enable is High, input data (D) is transferred to output (Q) on the Low-to-High clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and output (Q) does not change state.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | C | D | Q |
| 1 | x | x | x | x | 0 |
| 0 | 1 | x | x | x | 1 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | d | d |



FD8CPEB


FD16CPEB


FD32CPEB


## FDCPE_1

## D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset and Clear



FDCPE_1

FDCPE_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous preset (PRE) and clear (CLR). When clear (CLR) is High, all other inputs are ignored and output $(Q)$ is set to Low. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and output ( $Q$ ) is set to High. When clear (CLR) and preset (PRE) are Low and clock enable is High, input data ( $D$ ) is transferred to output ( $Q$ ) on the High-to-Low clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and output $(Q)$ does not change state.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | C | D | Q |
| 1 | x | x | x | x | 0 |
| 0 | 1 | x | x | x | 1 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | d | d |

## FDCPEN

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Clear and Inverted and Non-Inverted Outputs



FDCPEN

FDCPEN is a D type positive edge flip-flop with clock enable (CE) and asynchronous preset (PRE) and clear (CLR) and inverted (QN) and noninverted (Q) outputs.
When clear (CLR) is High, all other inputs are ignored and outputs $Q$ and QN are set to Low and High respectively. When clear (CLR) is Low and preset (PRE) is High, all other inputs are ignored and outputs Q and QN are set to High and Low respectively. When clear (CLR) and preset (PRE) is Low and clock enable is High, input data (D) is transferred to the outputs on the Low-to-High clock (C) transition. When clear (CLR), preset (PRE) and clock enable (CE) are Low, clock (C) transition and input data (D) is ignored and outputs do not change states.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | C | D | Q | QN |
| 1 | x | x | x | x | 0 | 1 |
| 0 | 1 | x | x | x | 1 | 0 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDCPN

## D-Type Flip-Flop with Asynchronous Preset and Clear and Inverted and Non-Inverted Outputs



FDCPN

FDCPN is a $D$ type positive edge flip-flop with asynchronous preset (PRE) and clear (CLR) and inverted (QN) and non-inverted (Q) outputs.
When clear (CLR) is High, all other inputs are ignored and outputs $Q$ and QN are set to Low and High respectively. When clear (CLR) is Low and preset (PRE) is High, clock (C) transition and input data (D) is ignored and outputs $Q$ and $Q N$ are set to High and Low respectively. When clear (CLR) and preset (PRE) are Low, input data (D) is transferred to outputs on the Low-to-High clock (C) transition.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | QN |
| 1 | x | x | x | 0 | 1 |
| 0 | 1 | x | x | 1 | 0 |
| 0 | 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

FDE, FD2E, FD4E, FD8E, FD16E, FD32E

## D-Type Flip-Flop with Clock Enable



FDE


FDES, FD2E, FD4E, FD8E, FD16E and FD32E are, respectively 1-, 2-, 4, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE).

When clock enable (CE) is High, input data (D) is transferred to the output (D) during Low-to-High clock transition. When clock enable is Low, the output does not change from its previous state.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{C E}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | D | $\uparrow$ | D |
| 0 | x | x | Qo |



FD2ES


FD4ES


FD16EB


FD32EB

|  | D0 | Q0 | - |
| :--- | :--- | :--- | :--- |
| $\Rightarrow$ | D1 | Q1 | - |
| $\Rightarrow$ | D2 | Q2 | - |
| $\Rightarrow$ | D3 | Q3 | - |
| $\Rightarrow$ | D4 | Q4 | - |
| $\Rightarrow$ | D5 | Q5 | - |
| $\Rightarrow$ | D6 | Q6 | - |
| $\Rightarrow$ | D7 | Q7 | - |
| $\Rightarrow$ | D8 | Q8 | - |
| $\Rightarrow$ | D9 | Q9 | - |
| $\Rightarrow$ | D10 | Q10 | - |
| $\Rightarrow$ | D11 | Q11 | - |
| $\Rightarrow$ | D12 | Q12 | - |
| $\Rightarrow$ | D13 | Q13 | - |
| $\Rightarrow$ | D14 | Q14 | - |
| $\Rightarrow$ | D15 | Q15 | - |
| $\Rightarrow$ | CE |  |  |
| $\Rightarrow$ | C |  |  |
| FD16ES |  |  |  |

## FDE_1

## D-Type Negative Edge Flip-Flop with Clock Enable



FDE_1

FDE_1 is a D-type negative edge flip-flop with clock enable (CE).
When clock enable (CE) is High, input data (D) is transferred to the output (D) during High-to-Low clock transition. When clock enable is Low, the output does not change from its previous state.

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| CE | D | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | D | $\downarrow$ | D |
| 0 | x | x | Qo |

## FDEN

## D Flip-Flop with Clock Enable and Inverted and Non-Inverted Outputs



FDEN

FDEN is D-type flip-flop with clock enable and inverted and non-Inverted outputs.
When clock enable (CE) is High, input data (D) is transferred to the outputs $Q$ and $Q N$ during the Low-to-High clock transition. When clock enable is Low, the output does not change from its previous state.

| Inputs |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C E}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | D | $\uparrow$ | D | $\overline{\mathrm{D}}$ |
| 0 | x | x | Qo | $\mathrm{QN}_{0}$ |

## FDN

## D-Type Flip-Flop with Inverted and Non-Inverted Outputs



FDN is a D-type positive edge trigger flip-flop with inverted (QN) and noninverted (Q) output. Input data (D) is loaded into the non inverted (Q) and inverted (QN) outputs during the Low-to-High clock (C) transition.

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| $\uparrow$ | d | d | d |

FDP, FD2P, FD4P, FD8P, FD16P, FD32P

## D-Type Flip-Flop with Asynchronous Preset



FDP, FD2P, FD4P, FD8P, FD16P, FD32P are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flop with asynchronous preset (PRE). When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low, Input data (D) is loaded into the output (Q) during Low-to-High clock (C) transition.


FD2PB



FD2PS


FD4PS


FD8PS


## FDP_1

## D-Type Negative Edge Flip-Flop with Asynchronous Preset



FDP_1

FDP_1 is a D-type negative edge flip-flop with asynchronous preset (PRE).

When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low, Input data (D) is loaded into the output (Q) during High-to-Low clock (C) transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| PRE | C | D | $\mathbf{Q}$ |
| 1 | x | x | 1 |
| 0 | $\downarrow$ | d | d |

FDPE, FD2PE, FD4PE, FD8PE, FD16PE, FD32PE

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset



| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | CE | C | D | Q |
| 1 | x | x | x | 1 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d |

FDPE, FD2PE, FD4PE, FD8PE, FD16PE and FD32PE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D type positive edge flip-flops with clock enable (CE) and asynchronous preset (PRE).

When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low and clock enable (CE) is High, input data ( $D$ ) is transferred to the output ( $Q$ ) during Low-to-High clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and output (Q) does not change state.


FD2PES

FD4PES



FDPE 1

## D-Type Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset



FDPE_1

FDPE_1 is a D type negative edge flip-flop with clock enable (CE) and asynchronous preset (PRE).
When preset (PRE) is High, all other inputs are ignored and output (Q) is set to High. When preset (PRE) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and output (Q) does not change state.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | CE | C | D | Q |
| 1 | x | x | x | 1 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | d | d |

## FDPEN

## D-Type Flip-Flop with Clock Enable and Asynchronous Preset and Inverted and Non-Inverted Outputs

FDPEN is a $D$ type positive edge flip-flop with clock enable (CE) and asynchronous preset (PRE).
When preset (PRE) is High, all other inputs are ignored and outputs Q and QN are set to High and Low respectively. When preset (PRE) is Low and clock enable (CE) is High, input data (D) is transferred to the outputs during Low-to-High clock (C) transition. When preset (PRE) and clock enable (CE) are Low, input data (D) and clock transition are ignored and the outputs do not change state.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | CE | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | x | x | x | 1 | 0 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## D-Type Flip-Flop with Asynchronous Preset and Inverted and Non-Inverted Outputs

$\rightarrow \mathrm{C}$

FDPN is a D-type positive edge flip-flop with asynchronous preset (PRE) and inverted ( QN ) and non-inverted ( Q ) outputs. They are available in 1, 2,4 or 8 bit bus or single pin versions.
When preset (PRE) is High, all other inputs are ignored and output $Q$ and QN are set to High and Low respectively. When preset (PRE) is Low, Input data (D) is loaded into the outputs during Low-to-High clock (C) transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | QN |
| 1 | x | x | 1 | 0 |
| 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDR, FD2R, FD4R, FD8R, FD16R, FD32R

D-Type Flip-Flop with Synchronous Reset


FDR


FD2RB

FDR, FD2R, FD4R, FD8R, FD16R and FD32R are, respectively $1-, 2-, 4-$, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous reset (R). When reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low, input data (D) is transferred to the output (Q) on the Low-to-High clock (C) transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | $\uparrow$ | x | 0 |
| 0 | $\uparrow$ | d | d |



FD4RB


FD8RB


FD16RB


FD32RB


FD2RS

FD4RS


FD8RS

## D-Type Negative Edge Flip-Flop with Synchronous Reset



FDR_1

FDR_1 is a D-type negative edge flip-flop with synchronous reset (R). They are available in $1,2,4$ or 8 bit bus or single pin versions.
When reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low, input data (D) is transferred to the output (Q) on the High-to-Low clock (C) transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | $\downarrow$ | x | 0 |
| 0 | $\downarrow$ | d | d |

## FDRE, FD2RE, FD4RE, FD8RE, FD16RE, FD32RE

D-Type Flip-Flop with Clock Enable and Synchronous Reset


FDRE


FD2REB


FD4REB

FDRE, FD2RE, FD4RE, FD8RE, FD16RE, FD32RE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE) and synchronous reset (R).
When reset (R) is High, input data (D) and clock enable (CE) are ignored and output ( $Q$ ) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) on Low-to-High clock (C) transition. When reset $(\mathrm{R})$ and clock enable (CE) are Low, all other inputs are ignored and output ( $Q$ ) does not change state.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\uparrow$ | x | 0 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d |



FD2RES


FD4RES


FD16RES

## FDRE_1

## D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Reset



FDRE_1

FDRE_1 is a D-type negative edge flip-flop with clock enable (CE) and synchronous reset ( $R$ ).
When reset (R) is High, input data (D) and clock enable (CE) are ignored and output ( $Q$ ) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) on High-to-Low clock (C) transition. When reset (R) and clock enable (CE) are Low, all other inputs are ignored and output ( $Q$ ) does not change state.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\downarrow$ | x | 0 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | d | d |

## D-Type Flip-Flop with Clock Enable and Synchronous Reset and Inverted and Non-Inverted Outputs



FDREN

FDREN is a D-type positive edge flip-flop with clock enable (CE) and synchronous reset ( R ) and inverted ( QN ) and non-inverted ( Q ) outputs. When reset (R) is High, input data (D) and clock enable (CE) are ignored and outputs Q and QN are set to Low and High, respectively, on the Low-to-High clock (C) transition. When reset (R) is Low and clock enable (CE) is High, input data ( D ) is transferred to the outputs on the Low-to-High clock (C) transition. When reset (R) and clock enable (CE) are Low, all other inputs are ignored and the outputs do not change state.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | x | $\uparrow$ | x | 0 | 1 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDRN

## D-Type Flip-Flop with Synchronous Reset with Inverted and NonInverted Outputs



FDRN

FDRN is a D-type positive edge flip-flop with synchronous reset ( R ) and inverted (QN) and non-inverted (QN) outputs.
When reset (R) is High, input data (D) is ignored and outputs $Q$ and $Q N$ are set to Low and High respectively on the Low-to-High clock (C) transition. When reset ( $R$ ) is Low, input data ( $D$ ) is transferred to the outputs on the Low-to-High clock (C) transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | $\uparrow$ | x | 0 | 1 |
| 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

FDRS, FD2RS, FD4RS, FD8RS, FD16RS, FD32RS

## D-Type Flip-Flop with Synchronous Reset and Set



FDRS

FDRS, FD2RS, FD4RS, FD8RS, FD16RS, FD32RS are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flop with synchronous reset $(\mathrm{R})$ and set ( S ).
When reset ( $R$ ) is High, input data ( $D$ ) and set (S) are ignored and output $(Q)$ is set to Low on the Low-to-High clock (C) transition. When reset ( $R$ ) is Low and set (S) is High, input data (D) is ignored and output (Q) is set to High on the Low-to-High clock (C) transition. When reset (R) and set $(\mathrm{S})$ are Low, input data (D) is transferred to the output (Q) during Low-toHigh clock (C) transition.


FD2RSB

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\uparrow$ | x | 0 |
| 0 | 1 | $\uparrow$ | x | 1 |
| 0 | 0 | $\uparrow$ | d | d |



FD4RSB


FD8RSB


FD16RSB


FD32RSB


## D-Type Negative Edge Flip-Flop with Synchronous Reset and Set



FDRS_1

FDRS_1 is a D-type negative edge flip-flop with synchronous reset (R) and set (S).

When reset (R) is High, input data (D) and set (S) are ignored and output $(Q)$ is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) is ignored and output (Q) is set to High on the High-to-Low clock (C) transition. When reset (R) and set (S) are Low, input data (D) is transferred to the output (Q) during High-toLow clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\downarrow$ | x | 0 |
| 0 | 1 | $\downarrow$ | x | 1 |
| 0 | 0 | $\downarrow$ | d | d |

# FDRSE, FD2RSE, FD4RSE, FD8RSE, FD16RSE, FD32RSE 

D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable


FDRSE


FD2RSEB
FDRSE, FD2RSE, FD4RSE, FD8RSE, FD16RSE, FD32RSE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous reset (R) and set (S) and clock enable (CE).
When reset ( $R$ ) is High, input data ( $D$ ), clock enable (CE) and set (S) are ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) is ignored and output ( $Q$ ) is set to High on the Low-toHigh clock (C) transition. When reset (R), and set (S) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | $\uparrow$ | x | 0 |
| 0 | 1 | x | $\uparrow$ | x | 1 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | d | d |



FD4RSEB


FD8RSEB


FD16RSEB


FD32RSEB


FD2RSES


FD4RSES


FD16RSES

## FDRSE_1

## D-Type Negative Edge Flip-Flop with Synchronous Reset and Set and Clock Enable



FDRSE_1

FDRSE_1 is a D-type negative edge flip-flop with synchronous reset (R), set (S) and clock enable (CE). They are available in 1, 2, 4 or 8 bit bus or single pin versions.
When reset ( $R$ ) is High, input data ( $D$ ), clock enable (CE) and set (S) are ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) and clock enable (CE) are ignored and output ( $Q$ ) is set to High on the High-to-Low clock (C) transition. When reset (R), and set (S) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | $\downarrow$ | x | 0 |
| 0 | 1 | x | $\downarrow$ | x | 1 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | d | d |

# D-Type Flip-Flop with Synchronous Reset and Set and Clock Enable and Inverted and Non-Inverted Outputs 



FDRSEN

FDRSEN is a D-type positive edge flip-flop with synchronous reset (R), set ( S ) and clock enable (CE) and inverted (QN) and non-inverted (Q) outputs. They are available in 1, 2, 4 or 8 bit bus or single pin versions. When reset (R) is High, input data (D), clock enable (CE) and set (S) are ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data ( $D$ ) and clock enable (CE) is ignored and output $Q$ and QN are set to High and Low respectively on the Low-to-High clock (C) transition. . When reset (R), and set (S) are Low and clock enable (CE) is High, input data ( D ) is transferred to the output (Q) during Low-to-High clock (C) transition. When reset (R), set (S) and clock enable (CE) Low, input data (D) and clock (C) transition is ignored and output (Q) does not change state.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | x | x | $\uparrow$ | x | 0 | 1 |  |
| 0 | 1 | x | $\uparrow$ | x | 1 | 0 |  |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |  |

## FDRSN

## D-Type Flip-Flop with Synchronous Reset and Set and Inverted and Non-Inverted Outputs



FDRSN

FDRSN is a D-type positive edge flip-flop with synchronous reset (R) and set (S) and inverted (QN) and non-inverted (Q) outputs.
When reset ( $R$ ) is High, input data ( $D$ ) and set ( S ) are ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When reset (R) is Low and set (S) is High, input data (D) is ignored and outputs $Q$ and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When reset (R) and set (S) are Low, input data (D) is transferred to the outputs during the Low-to-High clock (C) transition.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | x | $\uparrow$ | x | 0 | 1 |
| 0 | 1 | $\uparrow$ | x | 1 | 0 |
| 0 | 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## D-Type Flip-Flop with Synchronous Set



FDS, FD2S, FD4S, FD8S, FD16S, FD32S are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set (S).
When set ( S ) is High, input data is ignored and output ( Q ) is set to High on the Low-to-High clock (C) transition. When set (S) is Low, input data (D) is transferred to the output (Q) during Low-to-High clock (C) transition.


## FDS_1

## D-Type Negative Edge Flip-Flop with Synchronous Set



FDS_1 is a D-type negative edge flip-flop with synchronous set (S).
When set ( S ) is High, input data is ignored and output ( $Q$ ) is set to High on the High-to-Low clock (C) transition. When set (S) is Low, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition.

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | $\downarrow$ | x | 1 |
| 0 | $\downarrow$ | d | d |

FDSE, FD2SE, FD4SE, FD8SE, FD16SE, FD32SE

## D-Type Flip-Flop with Clock Enable and Synchronous Set



FDSE, FD2SE, FD4SE, FD8SE, FD16SE, FD32SE are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with clock enable (CE) and synchronous set (S).
When set (S) is High, clock enable (CE) and input data (D) are ignored and output ( $Q$ ) is set to High on the Low-to-High clock (C) transition. When set ( $S$ ) is Low and clock enable (CE) is High, input data ( $D$ ) is transferred to the output (Q) during Low-to-High clock (C) transition.
 When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.


| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\uparrow$ | x | 1 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d |




FD16SEB


FD32SEB


FD2SES


| S |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| CE |  |
| C |  |

FDSE 1

## D-Type Negative Edge Flip-Flop with Clock Enable and Synchronous Set



FDSE_1

FDSE_1 is a D-type negative edge flip-flop with clock enable (CE) and synchronous set (S).
When set (S) is High, clock enable (CE) and input data (D) are ignored and output $(Q)$ is set to High on the High- to-Low clock (C) transition. When set (S) is Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during High-to-Low clock (C) transition. When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output $(Q)$ does not change state.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\downarrow$ | x | 1 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | d | d |

## FDSEN

## D-Type Flip-Flop with Clock Enable and Synchronous Set and Inverted and Non-Inverted Outputs



FDSEN is a D-type positive edge flip-flop with clock enable (CE) and synchronous set (S) and inverted (QN) and non-inverted (Q) outputs. When set (S) is High, clock enable (CE) and input data (D) are ignored and outputs Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When set (S) is Low and clock enable (CE) is High, input data (D) is transferred to the outputs during Low-to-High clock (C) transition. When set (S) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and the outputs do not change state.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | x | $\uparrow$ | x | 1 | 0 |
| 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDSN

## D-Type Flip-Flop with Synchronous Set and Inverted and NonInverted Outputs



FDSN is a D-type positive edge flip-flop with synchronous set (S) and inverted ( QN ) and non-inverted ( Q ) outputs.
When set $(S)$ is High, input data is ignored and outputs $Q$ and $Q N$ are set to High and Low respectively on the Low-to-High clock (C) transition. When set (S) is Low, input data ( D ) is transferred to the outputs during Low-to-High clock (C) transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | $\uparrow$ | x | 1 | 0 |
| 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |

## FDSR, FD2SR, FD4SR, FD8SR, FD16SR, FD32SR

## D-Type Flip-Flop with Synchronous Set and Reset



FDSR

FD2SRB


FDSR, FD2SR, FD4SR, FD8SR, FD16SR, FD32SR are, respectively 1-, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set $(\mathrm{S})$ and reset (R).
When set (S) is High, input data (D) and reset (R) are ignored and output $(Q)$ is set to High on the Low-to-High clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the Low-to-High clock (C) transition. When set (S) and reset (R) are Low, input data ( D ) is transferred to the output ( Q ) during Low-to-High clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\uparrow$ | x | 1 |
| 0 | 1 | $\uparrow$ | x | 0 |
| 0 | 0 | $\uparrow$ | d | d |



FD4SRB


FD8SRB


FD16SRB


FD32SRB


FD2SRS


FD4SRS


FD16SRS

## FDSR_1

## D-Type Negative Edge Flip-Flop with Synchronous Set and Reset



FDSR_1

FDSR_1 is a D-type negative edge flip-flop with synchronous set (S) and reset ( R ).
When set (S) is High, input data (D) and reset (R) are ignored and output $(Q)$ is set to High on the High-to-Low clock (C) transition. When set ( S ) is Low and reset (R) is High, input data (D) is ignored and output (Q) is set to Low on the High-to-Low clock (C) transition. When set ( S ) and reset ( R ) are Low, input data ( $D$ ) is transferred to the output ( $Q$ ) during High-to-Low clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | $\downarrow$ | x | 1 |
| 0 | 1 | $\downarrow$ | x | 0 |
| 0 | 0 | $\downarrow$ | d | d |

## FDSRE, FD2SRE, FD4SRE, FD8SRE, FD16SRE, FD32SRE

## D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable



FDSRE


FD2SREB

FDSRE, FD2SRE, FD4SRE, FD8SRE, FD16SRE, FD32SRE are, respectively 1 -, 2-, 4-, 8-, 16-, 32-Bit D-type positive edge flip-flops with synchronous set ( S ) and reset ( R ) and clock enable (CE).
When set ( $S$ ) is High, input data (D), reset (R) and clock enable (CE) are ignored and output $(Q)$ is set to High on the Low-to-High clock (C) transition. When set ( $S$ ) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and output (Q) is set to Low on the Low-toHigh (C) clock transition. When set ( S ) and reset ( R ) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during the Low-to-High clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | $\uparrow$ | x | 1 |
| 0 | 1 | x | $\uparrow$ | x | 0 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | d | d |




FD2SRES


FD4SRES


FD8SRES


FD16SRES

## D-Type Negative Edge Flip-Flop with Synchronous Set and Reset and Clock Enable



FDSRE_1

FDSRE_1 is a D-type negative edge flip-flop with synchronous set (S) and reset ( $R$ ) and clock enable (CE).
When set (S) is High, input data (D), reset (R) and clock enable (CE) are ignored and output $(Q)$ is set to High on the High-to-Low clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and output $(Q)$ is set to Low on the High-toLow (C) clock transition. When set (S) and reset (R) are Low and clock enable (CE) is High, input data (D) is transferred to the output (Q) during the High-to-Low clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition are ignored and output (Q) does not change state.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | $\downarrow$ | x | 1 |
| 0 | 1 | x | $\downarrow$ | x | 0 |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | d | d |

## FDSREN

## D-Type Flip-Flop with Synchronous Set and Reset and Clock Enable and Inverted and Non-Inverted Outputs



FDSREN

FDSREN is a D-type positive edge flip-flop with synchronous set (S), reset ( $R$ ) and clock enable (CE) with inverted (QN) and non-inverted (Q) outputs.
When set (S) is High, input data (D), reset (R) and clock enable (CE) are ignored and outputs Q and QN are set to High and Low on the Low-toHigh clock (C) transition. When set (S) is Low and reset (R) is High, input data (D) and clock enable (CE) are ignored and outputs Q and QN are set to Low and High on the Low-to-High (C) clock transition. When set (S) and reset (R) are Low and clock enable (CE) are High, input data (D) is transferred to the outputs during the Low-to-High clock (C) transition. When set (S), reset (R) and clock enable (CE) are Low, input data (D) and clock (C) transition is ignored and outputs do not change states.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | x | x | $\uparrow$ | x | 1 | 0 |  |
| 0 | 1 | x | $\uparrow$ | x | 0 | 1 |  |
| 0 | 0 | 0 | x | x | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |  |

## FDSRN

## D-Type Flip-Flop with Synchronous Set and Reset and Inverted and Non-Inverted Outputs



FDSRN

FDSRN is a D-type positive edge flip-flop with synchronous set (S) and reset ( $R$ ) and inverted and non-inverted outputs.

When set (S) is High, input data ( D ) and reset ( R ) are ignored and outputs Q and QN are set to High and Low respectively on the Low-to-High clock (C) transition. When set ( S ) is Low and reset (R) is High, input data ( D ) is ignored and outputs Q and QN are set to Low and High respectively on the Low-to-High clock (C) transition. When set (S) and reset (R) are Low, input data (D) is transferred to the outputs during Low-to-High clock (C) transition.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | x | $\uparrow$ | x | 1 | 0 |  |
| 0 | 1 | $\uparrow$ | x | 0 | 1 |  |
| 0 | 0 | $\uparrow$ | d | d | $\overline{\mathrm{~d}}$ |  |

## FJKC

## J-K Flip-Flop with Asynchronous Clear



FJKC

FJKC is a single J-K-type flip-flop with J, K, and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When CLR is Low, the output responds to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the Low-to-High clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 0 |
| 0 | 0 | 0 | $\uparrow$ | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | 1 | $\uparrow$ | Toggle |

## FJKC 1

## J-K Negative Edge Flip-Flop with Asynchronous Clear



FJKC_1

FJKC_1 is a single J-K-type negative-edge triggered flip-flop with J, K, and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When CLR is Low, the output responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 0 |
| 0 | 0 | 0 | $\downarrow$ | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 1 | 1 | $\downarrow$ | Toggle |

## FJKCE

## J-K Flip-Flop with Clock Enable and Asynchronous Clear



FJKCE

FJKCE is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low. When CLR is Low and CE is High, Q responds to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the Low-to-High clock transition. When CE is Low, the clock transitions are ignored and the state of $Q$ remains unchanged.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 1 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | 1 | 1 | $\uparrow$ | Toggle |

## FJKCE_1

J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Clear


FJKCE_1

FJKCE_1 is a single J-K-type negative-edge triggered flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and data output (Q). When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low. When CLR is Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition. When CE is Low, the clock transitions are ignored and the state of $Q$ remains unchanged.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| CLR | CE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 1 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 1 | 1 | 1 | $\downarrow$ | Toggle |

## FJKCEN

## J-K Flip-Flop with Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs



FJKCEN

FJKCEN is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous clear (CLR) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) overrides all other inputs and resets the Q output Low and the QN output High. When CLR is Low and CE is High, Q and QN respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. When CE is Low, the clock transitions are ignored and the state of the outputs remains unchanged.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | 0 | 1 |  |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 1 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 1 | 1 | 0 | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FJKCN

## J-K Flip-Flop with Asynchronous Clear and Inverted and NonInverted Outputs



FJKCN

FJKCN is a single J-K-type flip-flop with J, K, and asynchronous clear (CLR) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low and the QN output to High. When CLR is Low, the outputs respond to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | 0 | 1 |
| 0 | 0 | 0 | $\uparrow$ | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | 0 | 1 |
| 0 | 1 | 0 | $\uparrow$ | 1 | 0 |
| 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |

## FJKCP

## J-K Flip-Flop with Asynchronous Clear and Preset



FJKCP

FJKCP is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the $Q$ output Low. When the asynchronous preset (PRE) is High, and CLR set to Low all other inputs are overridden and the $Q$ output is set High. When CLR and PRE are Low, Q responds to the state of the J and K inputs during the Low-to-High clock transition, as shown in the following truth table.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 0 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle |

## FJKCP_1

## J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset



FJKCP_1

FJKCP_1 is a single J-K-type negative-edge triggered flip-flop with J, K, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the $Q$ output Low. When the asynchronous preset (PRE) is High, and CLR set to Low all other inputs are overridden and the $Q$ output is set High. When CLR and PRE are Low, Q responds to the state of the J and K inputs during the High-to-Low clock transition, as shown in the following truth table.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 0 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 0 | 1 | 1 | $\downarrow$ | Toggle |

## FJKCPE

## J-K Flip-Flop with Asynchronous Clear and Preset and Clock Enable



FJKCPE

FJKCPE is a single J-K-type flip-flop with $\mathrm{J}, \mathrm{K}$, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When CLR and PRE are Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 0 |
| 0 | 1 | X | X | X | X | 1 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle |

## FJKCPE_1 <br> J-K Negative Edge Flip-Flop with Asynchronous Clear and Preset and Clock Enable



FJKCPE_1

FJKCPE_1 is a single J-K-type negative-edge triggered flip-flop with J, K, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and data output (Q). When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When CLR and PRE are Low and CE is High, Q responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 0 |
| 0 | 1 | X | X | X | X | 1 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 0 | 1 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 0 | 1 | 1 | 1 | $\downarrow$ | Toggle |

## FJKCPEN

## J-K Flip-Flop with Asynchronous Clear, Preset, Clock Enable and Inverted and Non-Inverted Outputs



FJKCPEN

FJKCPEN is a single J-K-type flip-flop with J, K, asynchronous clear (CLR), asynchronous preset (PRE), and clock enable (CE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q and QN output Low and High respectively. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High whilst QN is set Low. When CLR and PRE are Low and CE is High, $Q$ and $Q N$ respond to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the Low-to-High clock transition. Clock transitions are ignored when CE is Low and the state of the outputs remains unchanged.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | X | 0 | 1 |  |
| 0 | 1 | X | X | X | X | 1 | 0 |  |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 | 0 |  |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FJKCPN

## J-K Flip-Flop with Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs



FJKCPN

FJKCPN is a single J-K-type flip-flop with $\mathrm{J}, \mathrm{K}$, asynchronous clear (CLR), and asynchronous preset (PRE) inputs and inverted (QN) and noninverted (Q) outputs. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the Q output Low and the QN output to High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High whilst $Q N$ is set Low. When CLR and PRE are Low, Q and QN respond to the state of the J and K inputs during the Low-to-High clock transition, as shown in the following truth table.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | 0 | 1 |  |
| 0 | 1 | X | X | X | 1 | 0 |  |
| 0 | 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 1 | 0 | $\uparrow$ | 1 | 0 |  |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FJKP

## J-K Flip-Flop with Asynchronous Preset



FJKP is a single J-K-type flip-flop with J, K, and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) input overrides all other inputs and sets the Q output High. When PRE is Low, the $Q$ output responds to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the Low-to-High clock transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 1 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | 1 | $\uparrow$ | Toggle |

## FJKP_1

## J-K Negative Edge Flip-Flop with Asynchronous Preset



FJKP_1

FJKP_1 is a single J-K-type negative-edge triggered flip-flop with J, K, and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) input overrides all other inputs and sets the Q output High. When PRE is Low, the Q output responds to the state of the J and K inputs, as shown in the following truth table, during the High-to-Low clock transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 1 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 1 | 1 | $\downarrow$ | Toggle |

## FJKPE

## J-K Flip-Flop with Clock Enable and Asynchronous Preset



FJKPE

FJKPE is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) overrides all other inputs and sets the Q output High. When PRE is Low and CE is High, the Q output responds to the state of the J and K inputs, as shown in the truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 1 |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 1 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | 1 | 1 | $\uparrow$ | Toggle |

## FJKPE_1

## J-K Negative Edge Flip-Flop with Clock Enable and Asynchronous Preset



FJKPE_1

FJKPE_1 is a single J-K-type negative-edge triggered flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). When High, the asynchronous preset (PRE) overrides all other inputs and sets the Q output High. When PRE is Low and CE is High, the Q output responds to the state of the J and K inputs, as shown in the truth table, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | CE | J | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 1 |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 1 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 1 | 1 | 1 | $\downarrow$ | Toggle |

## FJKPEN

## J-K Flip-Flop with Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs



FJKPEN

FJKPEN is a single J-K-type flip-flop with J, K, clock enable (CE), and asynchronous preset (PRE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous preset (PRE) overrides all other inputs and sets outputs Q to High and QN to Low. When PRE is Low and CE is High, the Q and QN outputs respond to the state of the J and K inputs, as shown in the truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | CE | J | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | 1 | 0 |  |
| 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 1 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 1 | 1 | 0 | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FJKPN

## J-K Flip-Flop with Asynchronous Preset and Inverted and NonInverted Outputs



FJKPN is a single J-K-type flip-flop with J, K, and asynchronous preset (PRE) inputs and inverted (QN) and non-inverted (Q) outputs. When High, the asynchronous preset (PRE) input overrides all other inputs and sets the outputs Q to High and QN to Low. When PRE is Low, the Q and QN outputs respond to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the Low-to-High clock transition.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | 1 | 0 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | 0 | 1 |
| 0 | 1 | 0 | $\uparrow$ | 1 | 0 |
| 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |

## FJKRSE

J-K Flip-Flop with Clock Enable and Synchronous Reset and Set


FJKRSE

FJKRSE is a single J-K-type flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and data output (Q). When synchronous reset $(R)$ is High, all other inputs are ignored and output $Q$ is reset Low. (Reset has precedence over Set.) When synchronous set (S) is High and R is Low, output Q is set High. When R and $S$ are Low and CE is High, output $Q$ responds to the state of the $J$ and K inputs, according to the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | $\uparrow$ | 0 |
| 0 | 1 | X | X | X | $\uparrow$ | 1 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 |

## FJKRSE_1

J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Reset and Set


FJKRSE_1

FJKRSE_1 is a single J-K-type negative-edge triggered flip-flop with J, K, synchronous reset ( $R$ ), synchronous set ( S ), and clock enable (CE) inputs and data output ( $Q$ ). When synchronous reset ( $R$ ) is High, all other inputs are ignored and output $Q$ is reset Low. (Reset has precedence over Set.) When synchronous set $(S)$ is High and $R$ is Low, output $Q$ is set High. When $R$ and $S$ are Low and CE is High, output $Q$ responds to the state of the J and K inputs, according to the following truth table, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | $\downarrow$ | 0 |
| 0 | 1 | X | X | X | $\downarrow$ | 1 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 0 | 1 | 1 | 1 | $\downarrow$ | Toggle |
| 0 | 0 | 1 | 1 | 0 | $\downarrow$ | 1 |

## FJKRSEN

## J-K Flip-Flop with Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs



FJKRSEN

FJKRSEN is a single J-K-type flip-flop with J, K, synchronous reset (R), synchronous set (S), and clock enable (CE) inputs and inverted (QN) and non-inverted ( $Q$ ) outputs. When synchronous reset ( $R$ ) is High, all other inputs are ignored and outputs Q is reset Low whilst QN is reset High. (Reset has precedence over Set.) When synchronous set ( $S$ ) is High and $R$ is Low, output $Q$ is set High whilst QN is set Low. When $R$ and $S$ are Low and CE is High, outputs $Q$ and $Q N$ respond to the state of the $J$ and K inputs, according to the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | $\uparrow$ | 0 | 1 |  |
| 0 | 1 | X | X | X | $\uparrow$ | 1 | 0 |  |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 | 0 |  |

## FJKSRE

## J-K Flip-Flop with Clock Enable and Synchronous Set and Reset



FJKSRE

FJKSRE is a single J-K-type flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and data output (Q). When synchronous set (S) is High, all other inputs are ignored and output $Q$ is set High. (Set has precedence over Reset.) When synchronous reset ( $R$ ) is High and $S$ is Low, output $Q$ is reset Low. When $S$ and $R$ are Low and CE is High, output $Q$ responds to the state of the J and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | $\uparrow$ | 1 |
| 0 | 1 | X | X | X | $\uparrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle |

## FJKSRE_1

## J-K Negative Edge Flip-Flop with Clock Enable and Synchronous Set and Reset



FJKSRE_1

FJKSRE_1 is a single J-K-type negative-edge triggered flip-flop with J, K, synchronous set (S), synchronous reset (R), and clock enable (CE) inputs and data output (Q). When synchronous set $(S)$ is High, all other inputs are ignored and output $Q$ is set High. (Set has precedence over Reset.) When synchronous reset ( $R$ ) is High and $S$ is Low, output $Q$ is reset Low. When $S$ and $R$ are Low and CE is High, output $Q$ responds to the state of the $J$ and $K$ inputs, as shown in the following truth table, during the High-toLow clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when $C E$ is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | $\downarrow$ | 1 |
| 0 | 1 | X | X | X | $\downarrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | 1 | $\downarrow$ | 0 |
| 0 | 0 | 1 | 1 | 0 | $\downarrow$ | 1 |
| 0 | 0 | 1 | 1 | 1 | $\downarrow$ | Toggle |

## FJKSREN

## J-K Flip-Flop with Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs



FJKSREN

FJKSREN is a single J-K-type flip-flop with J, K, synchronous set (S), synchronous reset ( R ), and clock enable (CE) inputs and inverted (QN) and non-inverted (Q) outputs. When synchronous set (S) is High, all other inputs are ignored and output Q is set High whilst QN is set Low. (Set has precedence over Reset.) When synchronous reset ( $R$ ) is High and $S$ is Low, output $Q$ is reset Low whilst $Q N$ is reset High. When $S$ and $R$ are Low and CE is High, outputs $Q$ and $Q N$ respond to the state of the $J$ and K inputs, as shown in the following truth table, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | X | X | X | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | 1 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | $\uparrow$ | 1 | 0 |  |
| 0 | 0 | 1 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FTC

## Toggle Flip-Flop with Toggle Enable and Asynchronous Clear



FTC is a synchronous, resettable toggle flip-flop. When High, the asynchronous clear (CLR) input overrides all other inputs and resets the data output (Q) Low. The Q output toggles, or changes state, when the toggle enable ( T ) input is High and CLR is Low during the Low-to-High clock transition.

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| CLR | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | 0 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\uparrow$ | Toggle |

FTC_1

## Negative Edge Toggle Flip-Flop with Toggle Enable and

 Asynchronous Clear

FTC_1

FTC_1 is a synchronous, resettable negative-edge toggle flip-flop. When High, the asynchronous clear (CLR) input, overrides all other inputs and resets the data output (Q) Low. The Q output toggles, or changes state, when the toggle enable $(T)$ input is High and CLR is Low during the High-to-Low clock transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| CLR | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | 0 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | Toggle |

## FTCE

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear



FTCE

FTCE is a toggle flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data output $(Q)$ is reset Low. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q output toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when $C E$ is Low.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 0 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 1 | $\uparrow$ | Toggle |

## FTCE 1 <br> Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear



FTCE_1

FTCE_1 is a negative-edge toggle flip-flop with toggle, clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data output $(Q)$ is reset Low. When CLR is Low and toggle enable ( T ) and clock enable (CE) are High, Q output toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 0 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 1 | $\downarrow$ | Toggle |

## FTCEN

## Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Dual Outputs



FTCEN

FTCEN is a toggle flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear (CLR) input is High all other inputs are ignored and the data outputs $Q$ is reset Low and $Q N$ is reset High. When CLR is Low and toggle enable (T) and clock enable (CE) are High, Q and QN outputs both toggle, or change state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | 0 | 1 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |

## FTCLE

Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Clear


FTCLE

FTCLE is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output $Q$ is reset Low. When load enable input ( L ) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flip-flop during the Low-to-High clock (C) transition. When toggle enable ( T ) and CE are High and $L$ and CLR are Low, output $Q$ toggles, or changes state, during the Low- to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| CLR | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 0 |
| 0 | 1 | X | X | 1 | $\uparrow$ | 1 |
| 0 | 1 | X | X | 0 | $\uparrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle |

## FTCLE_1

## Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Clear



FTCLE_1

FTCLE_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output $Q$ is reset Low. When load enable input ( L ) is High and CLR is Low, clock enable (CE) is overridden and the data on data input ( D ) is loaded into the flip-flop during the High-to-Low clock (C) transition. When toggle enable ( $T$ ) and CE are High and L and CLR are Low, output Q toggles, or changes state, during the Low- to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| CLR | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 0 |
| 0 | 1 | X | X | 1 | $\downarrow$ | 1 |
| 0 | 1 | X | X | 0 | $\downarrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | X | $\downarrow$ | Toggle |

## FTCLEN

Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs


FTCLEN

FTCLEN is a toggle/loadable flip-flop with toggle and clock enable and asynchronous clear. When the asynchronous clear input (CLR) is High, all other inputs are ignored and output $Q$ is reset Low whilst QN is reset High. When load enable input ( L ) is High and CLR is Low, clock enable (CE) is overridden and the data on data input (D) is loaded into the flipflop during the Low-to-High clock (C) transition. When toggle enable (T) and CE are High and L and CLR are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | X | 0 | 1 |  |
| 0 | 1 | X | X | 1 | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | X | X | 0 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle $^{2}$ | Toggle |  |

## FTCN

## Toggle Flip-Flop with Toggle Enable, Asynchronous Clear and Inverted and Non-Inverted Outputs



FTCN

FTCN is a synchronous, resettable toggle flip-flop. When High, the asynchronous clear (CLR) input, overrides all other inputs and resets the data outputs Q to Low and QN to High. The Q and QN outputs both toggle, or changes state, when the toggle enable ( T ) input is High and CLR is Low during the Low-to-High clock transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | 0 | 1 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | $\uparrow$ | Toggle | Toggle |

## FTCP

## Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset



FTCP

FTCP is a toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $(Q)$ is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and Q is set High. When the toggle enable input ( $T$ ) is High and CLR and PRE are Low, output $Q$ toggles, or changes state, during the Low-to-High clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 0 |
| 0 | 1 | X | X | 1 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | Toggle |

## FTCP 1

## Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Clear and Preset



FTCP_1

FTCP_1 is a negative-edge toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $(Q)$ is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When the toggle enable input $(T)$ is High and CLR and PRE are Low, output $Q$ toggles, or changes state, during the High-to-Low clock (C) transition.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{T}$ | C | Q |
| 1 | X | X | X | 0 |
| 0 | 1 | X | X | 1 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | $\downarrow$ | Toggle |

## FTCPE

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset



FTCPE

FTCPE is a toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $(Q)$ is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When the toggle enable input ( $T$ ) and the clock enable input (CE) are High and CLR and PRE are Low, output $Q$ toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle |

## FTCPE_1

## Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset



FTCPE_1

FTCPE_1 is a negative-edge toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $(Q)$ is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When the toggle enable input ( $T$ ) and the clock enable input (CE) are High and CLR and PRE are Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | T | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\downarrow$ | Toggle |

## FTCPEN

## Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs



FTCPEN

FTCPEN is a toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $Q$ is reset Low whilst QN is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High whilst QN is set Low. When the toggle enable input ( $T$ ) and the clock enable input (CE) are High and CLR and PRE are Low, output Q and QN both toggle, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | 0 | 1 |  |
| 0 | 1 | X | X | X | 1 | 0 |  |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FTCPLE

## Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset



FTCPLE

FTCPLE is a loadable toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $(Q)$ is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When the load input $(\mathrm{L})$ is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input ( $T$ ) and the clock enable input (CE) are High and CLR, PRE, and $L$ are Low, output $Q$ toggles, or changes state, during the Low-toHigh clock (C) transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| CLR | PRE | $\mathbf{L}$ | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | X | 0 |
| 0 | 1 | X | X | X | X | X | 1 |
| 0 | 0 | 1 | X | X | $\uparrow$ | 0 | 0 |
| 0 | 0 | 1 | X | X | $\uparrow$ | 1 | 1 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | $\uparrow$ | X | Toggle |

## FTCPLE_1

## Loadable Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset



FTCPLE_1

FTCPLE_1 is a loadable negative-edge toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High. When the load input $(L)$ is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the High-to-Low clock transition. When the toggle enable input ( T ) and the clock enable input (CE) are High and CLR, PRE, and L are Low, output Q toggles, or changes state, during the High-to-Low clock (C) transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| CLR | PRE | $\mathbf{L}$ | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | X | 0 |
| 0 | 1 | X | X | X | X | X | 1 |
| 0 | 0 | 1 | X | X | $\downarrow$ | 0 | 0 |
| 0 | 0 | 1 | X | X | $\downarrow$ | 1 | 1 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | $\downarrow$ | X | Toggle |

## FTCPLEN

## Loadable Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Clear and Preset and Inverted and Non-Inverted Outputs



FTCPLEN

FTCPLEN is a loadable toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and output $Q$ is reset Low whilst $Q N$ is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High whilst QN is set Low. When the load input (L) is High, the clock enable input (CE) is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input ( $T$ ) and the clock enable input (CE) are High and CLR, PRE, and L are Low, outputs $Q$ and QN both toggle, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | $\mathbf{L}$ | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{Q}$ | $\mathbf{Q}$ Qutputs |
| 1 | X | X | X | X | X | X | 0 | 1 |
| 0 | 1 | X | X | X | X | X | 1 | 0 |
| 0 | 0 | 1 | X | X | $\uparrow$ | 0 | 0 | 1 |
| 0 | 0 | 1 | X | X | $\uparrow$ | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | $\uparrow$ | X | Toggle | Toggle |

## FTCPN

## Toggle Flip-Flop with Toggle Enable, Asynchronous Clear, Preset and Inverted and Non-Inverted Outputs



FTCPN

FTCPN is a toggle flip-flop with toggle enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output $Q$ is reset Low whilst $Q N$ is reset High. When the asynchronous preset (PRE) is High and CLR is Low, all other inputs are ignored and $Q$ is set High whilst QN is set Low. When the toggle enable input ( $T$ ) is High and CLR and PRE are Low, outputs $Q$ and QN both toggle, or changes state, during the Low-to-High clock (C) transition.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | T | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | 0 | 1 |
| 0 | 1 | X | X | 1 | 0 |
| 0 | 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 1 | $\uparrow$ | Toggle | Toggle |

## FTP

## Toggle Flip-Flop with Toggle Enable and Asynchronous Preset



FTP

FTP is a toggle flip-flop with toggle enable and asynchronous preset.
When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High. When toggle-enable input ( $T$ ) is High and PRE is Low, output $Q$ toggles, or changes state, during the Low-toHigh clock (C) transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| PRE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | 1 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\uparrow$ | Toggle |

## FTP_1 <br> Negative Edge Toggle Flip-Flop with Toggle Enable and Asynchronous Preset



FTP_1

FTP_1 is a negative-edge toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High. When toggle-enable input ( $T$ ) is High and PRE is Low, output $Q$ toggles, or changes state, during the High-to-Low clock (C) transition.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| PRE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | 1 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | $\downarrow$ | Toggle |

## FTPE

## Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset



FTPE

FTPE is a toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High. When the toggle enable input ( $T$ ) is High, clock enable (CE) is High, and PRE is Low, output Q toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when $C E$ is Low.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 1 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 1 | $\uparrow$ | Toggle |

## FTPE_1 <br> Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Preset



FTPE_1

FTPE_1 is a negative-edge toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High. When the toggle enable input ( $T$ ) is High, clock enable (CE) is High, and PRE is Low, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | 1 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 1 | 1 | $\downarrow$ | Toggle |

## FTPEN

## Toggle Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs



FTPEN

FTPEN is a toggle flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High whilst QN is set Low. When the toggle enable input ( $T$ ) is High, clock enable (CE) is High, and PRE is Low, outputs $Q$ and $Q N$ toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | CE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | 1 | 0 |
| 0 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |

## FTPLE

Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Asynchronous Preset


FTPLE is a toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output $Q$ is set High. When the load enable input (L) is High and PRE is Low, the clock enable (CE) is overridden and the data ( D ) is loaded into the flip-flop during the Low-toHigh clock transition. When L and PRE are Low and toggle-enable input ( $T$ ) and CE are High, output $Q$ toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |
| PRE | $\mathbf{L}$ | CE | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 1 |
| 0 | 1 | X | X | 1 | $\uparrow$ | 1 |
| 0 | 1 | X | X | 0 | $\uparrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle |

## FTPLE_1

## Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Asynchronous Preset



FTPLE_1

FTPLE_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output $Q$ is set High. When the load enable input (L) is High and PRE is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the High-toLow clock transition. When L and PRE are Low and toggle-enable input ( $T$ ) and CE are High, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of Q remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |
| PRE | $\mathbf{L}$ | CE | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | 1 |
| 0 | 1 | X | X | 1 | $\downarrow$ | 1 |
| 0 | 1 | X | X | 0 | $\downarrow$ | 0 |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | X | $\downarrow$ | Toggle |

## FTPLEN

Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Asynchronous Preset and Inverted and Non-inverted Outputs


FTPLEN is a toggle/loadable flip-flop with toggle and clock enable and asynchronous preset. When the asynchronous preset input (PRE) is High, all other inputs are ignored and output $Q$ is set High whilst QN is set Low. When the load enable input ( L ) is High and PRE is Low, the clock enable (CE) is overridden and the data (D) is loaded into the flip-flop during the Low-to-High clock transition. When L and PRE are Low and toggle-enable input ( $T$ ) and CE are High, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | X | X | 1 | 0 |  |
| 0 | 1 | X | X | 1 | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | X | X | 0 | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle $^{\text {Toggle }}$ | $\mathrm{Tog}^{2}$ |  |

## FTPN

## Toggle Flip-Flop with Toggle Enable, Asynchronous Preset and Inverted and Non-Inverted Outputs



FTPN

FTPN is a toggle flip-flop with toggle enable and asynchronous preset. When the asynchronous preset (PRE) input is High, all other inputs are ignored and output $Q$ is set High whilst QN is set Low. When toggleenable input ( $T$ ) is High and PRE is Low, outputs $Q$ and $Q N$ both toggle, or changes state, during the Low-to-High clock (C) transition.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | 1 | 0 |
| 0 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 1 | $\uparrow$ | Toggle | Toggle |

## FTRSE

## Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set



FTRSE

FTRSE is a toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input ( $R$ ) is High, it overrides all other inputs and the data output (Q) is reset Low. When the synchronous set input ( S ) is High and R is Low, clock enable input (CE) is overridden and output $Q$ is set High. (Reset has precedence over Set.) When toggle enable input ( $T$ ) and CE are High and $R$ and $S$ are Low, output $Q$ toggles, or changes state, during the Low-to-High clock transition.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | $\uparrow$ | 0 |
| 0 | 1 | X | X | $\uparrow$ | 1 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle |

## FTRSE_1

## Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set



FTRSE_1

FTRSE_1 is a negative-edge toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input (R) is High, it overrides all other inputs and the data output $(Q)$ is reset Low. When the synchronous set input (S) is High and R is Low, clock enable input (CE) is overridden and output $Q$ is set High. (Reset has precedence over Set.) When toggle enable input ( $T$ ) and CE are High and $R$ and $S$ are Low, output Q toggles, or changes state, during the High-to-Low clock transition.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | $\downarrow$ | 0 |
| 0 | 1 | X | X | $\downarrow$ | 1 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\downarrow$ | Toggle |

## FTRSEN

## Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs



FTRSEN

FTRSEN is a toggle flip-flop with toggle and clock enable and synchronous reset and set. When the synchronous reset input $(R)$ is High, it overrides all other inputs and the data output $Q$ is reset Low whilst $Q N$ is reset High. When the synchronous set input ( S ) is High and R is Low, clock enable input (CE) is overridden and output Q is set High whilst QN is set Low. (Reset has precedence over Set.) When toggle enable input ( T ) and CE are High and R and S are Low, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | $\uparrow$ | 0 | 1 |  |
| 0 | 1 | X | X | $\uparrow$ | 1 | 0 |  |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FTRSLE

## Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set



FTRSLE

FTRSLE is a toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output (Q) Low. (Reset has precedence over Set.) When $R$ is Low and synchronous set input ( S ) is High, the clock enable input (CE) is overridden and output $Q$ is set High. When $R$ and $S$ are Low and load enable input (L) is High, CE is overridden and data on data input $(\mathrm{D})$ is loaded into the flip-flop during the Low-to-High clock transition. When R, S, and L are Low, CE is High and T is High, output $Q$ toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | 0 | X | X | X | X | $\uparrow$ | 0 |
| 0 | 1 | X | X | X | X | $\uparrow$ | 1 |
| 0 | 0 | 1 | X | X | 1 | $\uparrow$ | 1 |
| 0 | 0 | 1 | X | X | 0 | $\uparrow$ | 0 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle |

## FTRSLE_1

## Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Reset and Set



FTRSLE_1

FTRSLE_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output (Q) Low. (Reset has precedence over Set.) When R is Low and synchronous set input ( $S$ ) is High, the clock enable input (CE) is overridden and output $Q$ is set High. When $R$ and $S$ are Low and load enable input $(L)$ is High, CE is overridden and data on data input ( D ) is loaded into the flip-flop during the High-to-Low clock transition. When R, S, and L are Low, CE is High and T is High, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | 0 | X | X | X | X | $\downarrow$ | 0 |
| 0 | 1 | X | X | X | X | $\downarrow$ | 1 |
| 0 | 0 | 1 | X | X | 1 | $\downarrow$ | 1 |
| 0 | 0 | 1 | X | X | 0 | $\downarrow$ | 0 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\downarrow$ | Toggle |

## FTRSLEN

## Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Reset and Set and Inverted and Non-Inverted Outputs



FTRSLEN

FTRSLEN is a toggle/loadable flip-flop with toggle and clock enable and synchronous reset and set. When High the synchronous reset input (R) overrides all other inputs and resets the data output $Q$ to Low and $Q$ to High. (Reset has precedence over Set.) When R is Low and synchronous set input ( S ) is High, the clock enable input (CE) is overridden and output $Q$ is set High whilst QN is set Low. When $R$ and $S$ are Low and load enable input (L) is High, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When R, S, and $L$ are Low, CE is High and T is High, outputs Q and QN both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{S}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | 0 | X | X | X | X | $\uparrow$ | 0 | 1 |
| 0 | 1 | X | X | X | X | $\uparrow$ | 1 | 0 |
| 0 | 0 | 1 | X | X | 1 | $\uparrow$ | 1 | 0 |
| 0 | 0 | 1 | X | X | 0 | $\uparrow$ | 0 | 1 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle | Toggle |

## FTSRE

## Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset



FTSRE

FTSRE is a toggle flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset input ( $R$ ) is High and $S$ is Low, clock enable input (CE) is overridden and output $Q$ is reset Low. When toggle enable input ( T ) and CE are High and $S$ and $R$ are Low, output $Q$ toggles, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | $\uparrow$ | 1 |
| 0 | 1 | X | X | $\uparrow$ | 0 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle |

## FTSRE_1

## Negative Edge Toggle Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset



FTSRE_1

FTSRE_1 is a negative-edge toggle flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset input (R) is High and S is Low, clock enable input (CE) is overridden and output $Q$ is reset Low. When toggle enable input ( $T$ ) and CE are High and $S$ and $R$ are Low, output $Q$ toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | $\downarrow$ | 1 |
| 0 | 1 | X | X | $\downarrow$ | 0 |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 1 | 1 | $\downarrow$ | Toggle |

## FTSREN

## Toggle Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs



FTSREN

FTSREN is a toggle flip-flop with toggle and clock enable and synchronous set and reset. When High the synchronous set input overrides all other inputs and sets data outputs Q to High and QN to low. (Set has precedence over Reset.) When synchronous reset input (R) is High and $S$ is Low, clock enable input (CE) is overridden and output $Q$ is reset Low whilst QN is reset High. When toggle enable input ( $T$ ) and CE are High and $S$ and $R$ are Low, outputs $Q$ and $Q N$ both toggle, or changes state, during the Low-to-High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |  |
| 1 | X | X | X | $\uparrow$ | 1 | 0 |  |
| 0 | 1 | X | X | $\uparrow$ | 0 | 1 |  |
| 0 | 0 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 0 | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |  |
| 0 | 0 | 1 | 1 | $\uparrow$ | Toggle | Toggle |  |

## FTSRLE

## Toggle/Loadable Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset



FTSRLE

FTSRLE is a toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset (R) is High and $S$ is Low, clock enable input (CE) is overridden and output $Q$ is reset Low. When load enable input ( L ) is High and $S$ and $R$ are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input (T) and CE are High and S, R, and L are Low, output Q toggles, or changes state, during the Low-to- High clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | $\uparrow$ | 1 |
| 0 | 1 | X | X | X | X | $\uparrow$ | 0 |
| 0 | 0 | 1 | X | X | 1 | $\uparrow$ | 1 |
| 0 | 0 | 1 | X | X | 0 | $\uparrow$ | 0 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle |

## FTSRLE_1

## Toggle/Loadable Negative Edge Flip-Flop with Toggle and Clock Enable and Synchronous Set and Reset



FTSRLE_1

FTSRLE_1 is a negative-edge toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output (Q) High. (Set has precedence over Reset.) When synchronous reset (R) is High and $S$ is Low, clock enable input (CE) is overridden and output $Q$ is reset Low. When load enable input ( L ) is High and S and R are Low, $C E$ is overridden and data on data input ( $D$ ) is loaded into the flip-flop during the High-to-Low clock transition. When the toggle enable input (T) and CE are High and S, R, and L are Low, output Q toggles, or changes state, during the High-to-Low clock transition. Clock transitions are ignored and the state of $Q$ remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ |
| 1 | X | X | X | X | X | $\downarrow$ | 1 |
| 0 | 1 | X | X | X | X | $\downarrow$ | 0 |
| 0 | 0 | 1 | X | X | 1 | $\downarrow$ | 1 |
| 0 | 0 | 1 | X | X | 0 | $\downarrow$ | 0 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\downarrow$ | Toggle |

## FTSRLEN

## Toggle/Loadable Flip-Flop with Toggle, Clock Enable, Synchronous Set and Reset and Inverted and Non-Inverted Outputs



FTSRLEN

FTSRLEN is a toggle/loadable flip-flop with toggle and clock enable and synchronous set and reset. When High, the synchronous set input (S) overrides all other inputs and sets data output Q to High whilst QN is set Low. (Set has precedence over Reset.) When synchronous reset ( $R$ ) is High and $S$ is Low, clock enable input (CE) is overridden and output $Q$ is reset Low whilst Qn is reset High. When load enable input (L) is High and S and $R$ are Low, CE is overridden and data on data input (D) is loaded into the flip-flop during the Low-to-High clock transition. When the toggle enable input ( $T$ ) and CE are High and S, R, and L are Low, outputs Q and QN both toggle, or changes state, during the Low-to- High clock transition. Clock transitions are ignored and the state of the outputs remains unchanged when CE is Low.

| Inputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{L}$ | $\mathbf{C E}$ | $\mathbf{T}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{Q}$ | $\mathbf{Q N}$ |
| 1 | X | X | X | X | X | $\uparrow$ | 1 | 0 |
| 0 | 1 | X | X | X | X | $\uparrow$ | 0 | 1 |
| 0 | 0 | 1 | X | X | 1 | $\uparrow$ | 1 | 0 |
| 0 | 0 | 1 | X | X | 0 | $\uparrow$ | 0 | 1 |
| 0 | 0 | 0 | 0 | X | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 0 | X | X | $\mathrm{Q}_{0}$ | $\mathrm{QN}_{0}$ |
| 0 | 0 | 0 | 1 | 1 | X | $\uparrow$ | Toggle | Toggle |



INV


INV2B


INV3B


INV4B

These are 1-, 2-, 3-, 4-, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16-, 32 -bit inverters. They invert all input signals (I) to the outputs (O).

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I 0}$ | $\ldots$ | In-1 | $\mathbf{O 0}$ | $\ldots$ | On-1 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

$n=1,2,3,4,5,6,7,8,9,10,12,16$


INV9B


INV32B


INV5S


INV6B


INV10B


INV2S


INV6S


INV7B


INV12B


INV3S


INV7S


INV16B


INV4S


INV8S


INV9S


INV10S


INV12S


INV16S

## IOBUF - IOBUF32

Input/Output Buffer


IOBUF, IOBUF 2, IOBUF 3, IOBUF4, IOBUF5, IOBUF6, IOBUF7, IOBUF8, IOBUF9, IOBUF10, IOBUF12, IOBUF16, IOBUF32 are respectively 1 -, 2-, 3-, 4, 5-, 6-, 7-, 8-, 9-, 10-, 12-, 16-, 32-bit input/output buffers.

When tri-state control input $(\mathrm{T})$ is High, inputs (I) are ignored and all IO pins are set to High-Impedance state. At this condition a valid input signal (High or Low) can be driven at the IO pins and transferred to the output pins (O).
When tri-state control input $(T)$ is Low, all inputs (I) data is transferred to the IO pins and the output pins (O). All IOBUFs are control by a common control pin T.

IOBUF

| Inputs |  | In/Out | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{T}$ | $\mathbf{I}$ | $\mathbf{I O}$ | $\mathbf{O}$ |
| 1 | X | Z | X |
| 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 |

IOBUF2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 16

| Inputs |  | In/Out | Output |
| :---: | :---: | :---: | :---: |
| T | $\mathrm{I}(\mathrm{n}-1 . .0)$ | IO(n-1..0) | O(n-1..0) |
| 1 | X | Z | X |
| 0 | i | i | i |

n is the length of data bus, available in $2,3,4,5,6,7,8,9,10,12,16,32$-bits $i$ is the value of inputs bus $I$


IOBUF6B


IOBUF7B


IOBUF8B


IOBUF9B



IOBUF12B


IOBUF4S

## Input/Output Buffer with Separated Control



IOBUFC2B

IOBUFC3B


IOBUFC4B


IOBUFC 2, IOBUFC 3, IOBUFC4, IOBUFC 5, IOBUFC 6, IOBUFC 7, IOBUFC8, IOBUFC 9, IOBUFC 10, IOBUFC12, IOBUFC16, IOBUFC32 are respectively, group of $2,3,4,5,6,7,8,9,10,12,16$, and 32 single-bit IOBUF collections. As they are independent IOBUF, I, IO and O pins of each group are controlled by a separated control pin T and behave like an IOBUF.

IOBUFCn

| Inputs |  |  |  |  |  |  |  |  |  |  |  |  | In/Out |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tn-1 | $\ldots$ | T0 | In-1 | $\ldots$ | $\mathbf{I 0}$ | IOn-1 | $\ldots$ | IO0 | On-1 | $\ldots$ | O0 |  |  |  |  |  |  |  |
| 0 | 0 | 0 | a | b | c | a | b | c | a | b | c |  |  |  |  |  |  |  |
| 0 | 0 | 1 | a | b | X | a | b | Z | a | b | X |  |  |  |  |  |  |  |
| 0 | 1 | 0 | a | X | c | a | Z | c | a | X | c |  |  |  |  |  |  |  |
| 0 | 1 | 1 | a | X | X | a | Z | Z | a | X | X |  |  |  |  |  |  |  |
| 1 | 0 | 0 | X | b | c | Z | b | c | X | b | c |  |  |  |  |  |  |  |
| 1 | 0 | 1 | X | b | X | Z | b | Z | X | b | X |  |  |  |  |  |  |  |
| 1 | 1 | 0 | X | X | c | Z | Z | c | X | X | c |  |  |  |  |  |  |  |
| 1 | 1 | 1 | X | X | X | Z | Z | Z | X | X | X |  |  |  |  |  |  |  |

n is the length of data bus, available in $2,3,4,5,6,7,8,9,10,12,16,32$-bits


JB

## System BUS Joiner

$[0 . .0]-[0 . .0]$ JB

This component allows mapping between two unique buses by using component parameters and pin properties. The parameters IndexA and IndexB are used to define the mapping slice range of both pin sides respectively. The electrical type of the pins can be changed to meet any combination requirements. The default values of IndexA and IndexB is set to [0..0] respectively.
The example below illustrates the mapping of two unique buses (P2I and P3O) onto a single output bus (LEDS_USER1H) by using two instantiations of the JB component.


## JmB_nBp <br> $1 \times m$-Bit Input Bus to $p \times n$-Bit Output Bus



J4B_2B2


J8B_4B2


J16B_4B4


J16B_8B2


J32B_4B8

This component takes one $m$-bit input bus and maps to $p, n$-bit output buses. The following components are available:

| Component | Function |
| :---: | :---: |
| J4B_2B2 | $1 \times 4$-bit input bus to $2 \times 2$-Bit output bus |
| J8B_4B2 | $1 \times 8$-bit input bus to $2 \times 4$-Bit output bus |
| J16B_4B4 | $1 \times 16$-bit input bus to $4 \times 4$-Bit output bus |
| J16B_8B2 | $1 \times 16$-bit input bus to $2 \times 8$-Bit output bus |
| J32B_4B8 | $1 \times 32$-Bit input bus to $8 \times 4$-Bit output bus |
| J32B_8B4 | $1 \times 32$-Bit input bus to $4 \times 8$-Bit output bus |
| J32B_16B2 | $1 \times 32$-bit input bus to $2 \times 16$-Bit output bus |

The following table shows how the input pins are mapped to the output pins:

| Component | Input $\rightarrow$ Output |
| :---: | :---: |
| J4B_2B2 | I[1..0] $\rightarrow$ OA[1..0] |
|  | I[3..2] $\rightarrow$ OB[1..0] |
| J8B_4B2 | I[3..0] $\rightarrow$ OA[3..0] |
|  | I[7..4] $\rightarrow$ OB[3..0] |
| J16B_8B2 | $\mathrm{I}[7 . .0] \rightarrow \mathrm{OA}[7 . .0]$ |
|  | $1[15 . .8] \rightarrow \mathrm{OB}[7 . .0]$ |
| J32B_16B2 | I[15..0] $\rightarrow$ OA[15..0] |
|  | [ $31 . .16] \rightarrow$ OB[15..0] |
| J32B_8B4 | I[7..0] $\rightarrow$ OA[7..0] |
|  | I [15..8] $\rightarrow \mathrm{OB}[7 . .0]$ |
|  | [[23..16] $\rightarrow$ OC[7..0] |
|  | $\mathrm{I}[31 . .24] \rightarrow \mathrm{OD}[7 . .0]$ |
| J16B_4B4 | I[3..0] $\rightarrow$ OA[3..0] |
|  | [ $7 . .4$ ] $\rightarrow$ OB[3..0] |
|  | $\mathrm{l}[11 . .8] \rightarrow$ OC[3..0] |
|  | $\mathrm{I}[15 . .12] \rightarrow \mathrm{OD}[3 . .0]$ |


|  | Component | Input $\rightarrow$ Output |
| :---: | :---: | :---: |
|  | J32B_4B8 | [[3..0] $\rightarrow$ OA[3..0] |
|  |  | [ $7 . .4] \rightarrow \mathrm{OB}[3 . .0]$ |
|  |  | $\mathrm{I}[11 . .8] \rightarrow$ OC[3..0] |
|  |  | [ $15 . .12] \rightarrow$ OD[3..0] |
|  |  | I[19..16] $\rightarrow$ OE[3..0] |
|  |  | $\mathrm{I}[23 . .20] \rightarrow$ OF[3..0] |



J32B_16B2

## JmB_nBpX

$1 \times m$-Bit IO Bus to $p \times n$-Bit IO Bus


This component takes a single $m$-bit I/O bus and maps to $p, n$-bit I/O buses. The following components are available:

| Component | Function |
| :---: | :---: |
| J4B_2B2X | $1 \times 4$-bit IO bus to $2 \times 2$-Bit IO bus |
| J8B_4B2X | $1 \times 8$-bit IO bus to $2 \times 4$-Bit IO bus |
| J16B_4B4X | $1 \times 16$-bit IO bus to $4 \times 4$-Bit IO bus |
| J16B_8B2X | $1 \times 16$-bit IO bus to $2 \times 8$-Bit IO bus |
| J32B_4B8X | $1 \times 32$-Bit IO bus to $8 \times 4$-Bit IO bus |
| J32B_8B4X | $1 \times 32$-Bit IO bus to $4 \times 8$-Bit IO bus |
| J32B_16B2X | $1 \times 32$-bit IO bus to $2 \times 16$-Bit IO bus |

The following table shows how the input pins are mapped to the output pins:

| Component | Input $\rightarrow$ IOutput |
| :---: | :---: |
| J4B_2B2X | $\mathrm{IO} 1 . .0] \rightarrow \mathrm{IOA}[1 . .0]$ |
|  | $\mathrm{IO} 3 . .2 \mathrm{l} \rightarrow \mathrm{IOB}[1 . .0]$ |
| J8B_4B2X | $\mathrm{IO} 3 . .0] \rightarrow \mathrm{IOA}[3 . .0]$ |
|  | $\mathrm{IO}[7 . .4] \rightarrow \mathrm{IOB}[3 . .0]$ |
| J16B_8B2X | $\mathrm{IO} 7 . .0] \rightarrow \mathrm{IOA}[7 . .0]$ |
|  | $\mathrm{IO}[15 . .8] \rightarrow \mathrm{IOB}[7 . .0]$ |
| J32B_16B2X | $\mathrm{IO}[15 . .0] \rightarrow \mathrm{IOA}[15 . .0]$ |
|  | $\mathrm{IO}[31 . .16] \rightarrow \mathrm{IOB}[15 . .0]$ |
| J32B_8B4X | $\mathrm{IO} 7 . .0] \rightarrow \mathrm{IOA}[7 . .0]$ |
|  | IO [15..8] $\rightarrow$ IOB[7..0] |
|  | $\mathrm{IO}[23.16] \rightarrow \mathrm{IOC}[7 . .0]$ |
|  | $\mathrm{IO}[31 . .24] \rightarrow \mathrm{IOD}[7 . .0]$ |
| J16B_4B4X | $\mathrm{IO} 3 . .0] \rightarrow \mathrm{IOA}[3 . .0]$ |
|  | $\mathrm{IO}[7 . .4] \rightarrow \mathrm{IOB}[3 . .0]$ |
|  | $\mathrm{IO}[11 . .8] \rightarrow \mathrm{OC}[3 . .0]$ |
|  | $\mathrm{IO}[15 . .12 \mathrm{l} \rightarrow \mathrm{IOD}[3 . .0]$ |


|  | Component | Input $\rightarrow$ IOutput |
| :---: | :---: | :---: |
|  | J32B_4B8X | $\mathrm{IO}[3 . .0] \rightarrow \mathrm{IOA}[3 . .0]$ |
|  |  | $\mathrm{IO}[7 . .4] \rightarrow \mathrm{IOB}[3 . .0]$ |
|  |  | $\mathrm{IO}[11 . .8] \rightarrow \mathrm{IOC}[3 . .0]$ |
|  |  | $\mathrm{IO}[15 . .12] \rightarrow \mathrm{IOD}[3 . .0]$ |
|  |  | $\mathrm{IO}[19 . .16] \rightarrow \mathrm{IOE}[3 . .0]$ |
|  |  | $\mathrm{IO}[23 . .20] \rightarrow \mathrm{IOF}[3 . .0]$ |
|  |  | $\mathrm{IO}[27 . .24] \rightarrow \mathrm{IOG}[3 . .0]$ |
|  |  | $\mathrm{IO}[31 . .28] \rightarrow \mathrm{IOH}[3 . .0]$ |



J32B_16B2X

## JmBn_pB

## $n \times m$-Bit Input Bus to $1 \times p$-Bit Output Bus



J2B2_4B


J4B2_8B


J8B2_16B

This component takes $n$, $m$-bit input buses and maps to one single $p$-bit output bus. The following components are available:

| Component | Function |
| :---: | :---: |
| J2B2_4B | $2 \times 2$-Bit input bus to $1 \times 4$-bit output bus |
| J4B2_8B | $2 \times 4$-Bit input bus to $1 \times 8$-bit output bus |
| J4B4_16B | $4 \times 4$-Bit input bus to $1 \times 16$-bit output bus |
| J4B8_32B | $8 \times 4$-Bit input bus to $1 \times 32$-bit output bus |
| J8B2_16B | $2 \times 8$-Bit input bus to $1 \times 16$-bit output bus |
| J8B4_32B | $4 \times 8$-Bit input bus to $1 \times 32$-bit output bus |
| J16B2_32B | $2 \times 16$-Bit input bus to $1 \times 32$-bit output bus |

The following table shows how the input pins are mapped to the output pins:

| Component | Input $\rightarrow$ Output |
| :---: | :---: |
| $\mathrm{J} 2 \mathrm{~B} 2 \_4 \mathrm{~B}$ | $\mathrm{IA}[1 . .0] \rightarrow \mathrm{O}[1 . .0]$ |
|  | $\mathrm{IB}[1.0] \rightarrow \mathrm{O}[3 . .2]$ |
|  | $\mathrm{IA}[3 . .0] \rightarrow \mathrm{O}[3 . .0]$ |
|  | $\mathrm{IB}[3 . .0] \rightarrow \mathrm{O}[7 . .4]$ |
| $\mathrm{J} 4 \mathrm{~B} 8 \_32 \mathrm{~B}$ | $\mathrm{IA}[3 . .0] \rightarrow \mathrm{O}[3 . .0]$ |
|  | $\mathrm{IB}[3.0] \rightarrow \mathrm{O}[7 . .4]$ |
|  | $\mathrm{IC}[3 . .0] \rightarrow \mathrm{O}[11 . .8]$ |
|  | $\mathrm{ID}[3 . .0] \rightarrow \mathrm{O}[15 . .12]$ |
|  | $\mathrm{IA}[3.0] \rightarrow \mathrm{O}[3 . .0]$ |
|  | $\mathrm{IB}[3 . .0] \rightarrow \mathrm{O}[7 . .4]$ |
|  | $\mathrm{IC}[3 . .0] \rightarrow \mathrm{O}[11 . .8]$ |
|  | $\mathrm{ID}[3 . .0] \rightarrow \mathrm{O}[15 . .12]$ |
|  | $\mathrm{IE}[3 . .0] \rightarrow \mathrm{O}[19 . .16]$ |
|  | $\mathrm{IF}[3 . .0] \rightarrow \mathrm{O}[23 . .20]$ |
|  | $\mathrm{IG}[3 . .0] \rightarrow \mathrm{O}[27 . .24]$ |
|  | $\mathrm{IH}[3 . .0] \rightarrow \mathrm{O}[31.28]$ |


| $\mathrm{IA}[7 . .0] \rightarrow \mathrm{C}=\mathrm{C}$ [31..0] | Component | Input $\rightarrow$ Output |
| :---: | :---: | :---: |
|  | J8B2_16B | $\mathrm{IA}[7 . .0] \rightarrow \mathrm{O}$ [7..0] |
| $\begin{aligned} & \text { IB[7.01] } \\ & \text { IC } 7 . .0] \end{aligned}$ |  | $\mathrm{IB}[7 . .0] \rightarrow \mathrm{O}$ [15..8] |
|  | J8B4_32B | $\mathrm{IA}[7 . .0] \rightarrow \mathrm{O}[7 . .0]$ |
|  |  | $\mathrm{IB}[7 . .0] \rightarrow \mathrm{O}[15 . .8]$ |
| J8B4_32B |  | $\mathrm{IC}[7 . .0] \rightarrow \mathrm{O}[23 . .16]$ |
|  |  | $\mathrm{ID}[7 . .0] \rightarrow \mathrm{O}[31 . .24]$ |
|  | J16B2 32B | $\mathrm{IA}[15 . .0] \rightarrow \mathrm{O}[15 . .0]$ |
|  | J16B2_32B | $\mathrm{IB}[15 . .0] \rightarrow \mathrm{O}[31 . .16]$ |

[^2]
## $n$-Bit Input Bus to $\boldsymbol{n}$ Single Pin Outputs



J5B_5S


J6B_6S

This component takes an $n$-bit input bus and maps each bit to $n$ single output pins. The following components are available:

| Component | Function |
| :---: | :---: |
| J3B_3S | 3-Bit input bus to 3 Single pin outputs |
| J4B_4S | 4-Bit input bus to 4 Single pin outputs |
| J5B_5S | 5-Bit input bus to 5 Single pin outputs |
| J6B_6S | 6-Bit input bus to 6 Single pin outputs |
| J7B_7S | 7-Bit input bus to 7 Single pin outputs |
| J8B_8S | 8-Bit input bus to 8 single pin outputs |
| J9B_9S | 9-Bit input bus to 9 Single pin outputs |
| J10B_10S | 10-Bit input bus to 10 Single pin outputs |
| J12B_12S | 12-Bit input bus to 12 single pin outputs |
| J16B_16S | 16-Bit input bus to 16 single pin outputs |

The following table shows how the input pins are mapped to the output pins:

| Inputs | Outputs |
| :---: | :---: |
| $\mathrm{I}(0)$ | O 0 |
| $\mathrm{I}(1)$ | O 1 |
| $\mathrm{I}(2)$ | O 2 |
| $\mathrm{I}(3)$ | O 3 |
| $:$ | $:$ |
| $:$ | $:$ |
| $\mathrm{I}(\mathrm{n})$ | On |

J7B_7S


J12B_12S



J8B_8S

J16B_16S
 s

1
1
1
3
4
1


J9B_9S



都

## JnS_nB <br> $n$ Single Pin Inputs to Single $\boldsymbol{n}$-Bit Output Bus



J5S_5B


J6S 6B

This component takes $n$ single pin inputs and maps each pin to a single $n$ bit output bus. The following components are available:

| Component | Function |
| :---: | :---: |
| J3S_3B | 3 Single pin inputs to single 3-Bit output bus |
| J4S_4B | 4 Single pin inputs to single 4-Bit output bus |
| J5S_5B | 5 Single pin inputs to single 5-Bit output bus |
| J6S_6B | 6 Single pin inputs to single 6-Bit output bus |
| J7S_7B | 7 Single pin inputs to single 7-Bit output bus |
| J8S_8B | 8 Single pin inputs to single 8-Bit output bus |
| J9S_9B | 9 Single pin inputs to single 9-Bit output bus |
| J10S_10B | 10 Single pin inputs to single 10-Bit output bus |
| J12S_12B | 12 Single pin inputs to single 12-Bit output bus |
| J16S_16B | 16 Single pin inputs to single 16-Bit output bus |

The following table shows how the input pins are mapped to the output pins:

| Inputs | Outputs |
| :---: | :---: |
| I 0 | $\mathrm{O}(0)$ |
| I 1 | $\mathrm{O}(1)$ |
| I 2 | $\mathrm{O}(2)$ |
| I 3 | $\mathrm{O}(3)$ |
| $:$ | $:$ |
| $:$ | $:$ |
| In | $\mathrm{O}(\mathrm{n})$ |



J7S_7B


J8S_8B
 J16S_16B
S_10B


J9S_9B


J12S_12B


J10S_10B


$$
2
$$

## JnS_nBX $n$ Single Pin IO to Single n-Bit IO Bus



J3S_3BX


J4S_4BX


J5S_5BX


This component takes $n$ single I/O pins and maps each pin to a single $n$ bit I/O bus. The following components are available:

| Component | Function |
| :---: | :---: |
| J3S_3BX | 3 Single pin IO to single 3-Bit IO bus |
| J4S_4BX | 4 Single pin IO to single 4-Bit IO bus |
| J5S_5BX | 5 Single pin IO to single 5-Bit IO bus |
| J6S_6BX | 6 Single pin IO to single 6-Bit IO bus |
| J7S_7BX | 7 Single pin IO to single 7 -Bit IO bus |
| J8S_8BX | 8 Single pin IO to single 8 -Bit IO bus |
| J9S_9BX | 9 Single pin IO to single 9-Bit IO bus |
| J10S_10BX | 10 Single pin IO to single 10-Bit IO bus |
| J12S_12BX | 12 single-Bit IO to single 12-Bit IO bus |
| J16S_16BX | 16 Single pin IO to single 16-Bit IO bus |

The following table shows how the single pins are mapped to the bus pins:

| Single | Bus |
| :---: | :---: |
| IO 0 | $\mathrm{IO}(0)$ |
| IO 1 | $\mathrm{IO}(1)$ |
| IO 2 | $\mathrm{IO}(2)$ |
| IO 3 | $\mathrm{IO}(3)$ |
| $:$ | $:$ |
| $:$ | $:$ |
| IOn | $\mathrm{IO}(\mathrm{n})$ |



J7S_7BX


J8S_8BX


J16S_16BX




J9S_9BX

J10S_10BX


LD, 2, 3, 4, 8, 16, 32
Transparent Data Latches


LD

LD, LD2, LD3, LD4, LD8, LD16 and LD32 are, respectively 1-, 2-, 3-, 4-, 8-, 16-, 32-bit transparent data latches.
The data output $Q$ follows the value of the data input $D$ while the gate input $(G)$ is High, otherwise $Q$ remains unchanged.


LD3B


LD4B

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathbf{G}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 0 | x | No Chg |
| 1 | d | d |

For LD2, D = D1, D0; Q = Q1, Q0
For LD3, D = D2, D1, D0; Q = Q2, Q1, Q0
For LD4, D = D3, D2, D1, D0; Q = Q3, Q2, Q1, Q0
For LD8, D = D7-D0; Q = Q7-Q0
For LD16, D = D15 - D0; Q = Q15- Q0
For LD32, D = D31 - D0; Q = Q31 - Q0



## LD_1

## Transparent Data Latch with Inverted Gate



LD_1

LD_1 is a 1-bit transparent data latch with inverted gate.
The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( $G$ ) is Low, otherwise $Q$ remains unchanged.

| Inputs |  | Output |
| :---: | :---: | :---: |
| $\mathbf{G}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | x | No Chg |

## Transparent Data Latch with Asynchronous Clear



LDC

LDC is a 1-bit transparent data latch with asynchronous clear.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The data output $Q$ follows the value of the input data $D$ while the gate input (G) is High, otherwise Q remains unchanged.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| CLR | $\mathbf{G}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 0 | 0 | x | No Chg |

LDC_1

## Transparent Data Latch with Asynchronous Clear and Inverted Gate



LDC_1

LDC_1 is a 1-bit transparent data latch with asynchronous clear and inverted gate.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( $G$ ) is Low, otherwise $Q$ remains unchanged.

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| CLR | G | D | $\mathbf{Q}$ |
| 1 | x | x | 0 |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | x | No Chg |

LDCE, LD2CE, LD4CE, LD8CE, LD16CE, LD32CE
Transparent Data Latches with Asynchronous Clear and Gate Enable


LDCE



LD8CEB


LDCE, LD4CE, LD8CE, LD16CE and LD32CE are respectively 1-, 2-, 4-, 8-, 16-, 32-bit transparent data latches with asynchronous clear and gate enable.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and the outputs are cleared to Low.
The gate enable (GE) is the second highest priority input after CLR. GE is used to disable the gate input $(G)$. When GE is low, $G$ is ignored and data outputs $Q$ remain unchanged.
The data output $Q$ follows the value of the input data $D$ while the gate input (G) is High, otherwise Q remains unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | GE | G | Dn | Qn |
| 1 | x | x | x | 0 |
| 0 | 0 | x | x | No Chg |
| 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | x | No Chg |

For LD2CE, Dn = D1, D0; Qn = Q1, Q0
For LD4CE, Dn = D3, D2, D1, D0; Qn = Q3, Q2, Q1, Q0
For LD8CE, Dn = D7 - D0; Qn = Q7 - Q0
For LD16CE, Dn = D15-D0; Qn = Q15-Q0
For LD32CE, Dn = D31 - D0; Qn = Q31 - Q0


| D0 | Q0 |
| :---: | :---: |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| GE |  |
| G |  |
| CLR |  |

LD8CES

| D0 | Q0 |
| :---: | :---: |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| GE |  |
| CLR |  |

LD16CES

## Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate



LDCE_1

LDCE_1 is a 1-bit Transparent Data Latch with Asynchronous Clear, Gate Enable, and Inverted Gate.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The gate enable (GE) is the second highest priority input after CLR. GE is used to disable the gate input (G). When GE is low, $G$ is ignored and data output $Q$ remains unchanged.
The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( $G$ ) is Low, otherwise $Q$ remains unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | GE | G | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | x | 0 |
| 0 | 0 | x | x | No Chg |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | x | No Chg |

## LDCP

## Transparent Data Latch with Asynchronous Clear and Preset



LDCP

LDCP is a 1-bit transparent data latch with asynchronous clear and preset.

The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output Q is cleared to Low.
The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output $Q$ is set to High.

The data output $Q$ follows the value of the input data $D$ while the gate input $(G)$ is High, otherwise $Q$ remains unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | G | D | Q |
| 1 | x | x | x | 0 |
| 0 | 1 | x | x | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | x | No Chg |

## Transparent Data Latch with Asynchronous Clear and Preset and Inverted Gate



LDCP_1

LDCP_1 is a 1 -bit transparent data latch with asynchronous clear and preset and inverted gate.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output $Q$ is set to High.
The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( $G$ ) is Low, otherwise $Q$ remains unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | G | D | $\mathbf{Q}$ |
| 1 | x | x | x | 0 |
| 0 | 1 | x | x | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | x | No Chg |

## LDCPE

## Transparent Data Latch with Asynchronous Clear and Preset and Gate Enable



LDCPE

LDCPE is a 1-bit transparent data latch with asynchronous clear and preset and gate enable.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output $Q$ is set to High.
The gate enable (GE) is the third highest priority input after CLR and PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output $Q$ remains unchanged.

The data output $Q$ follows the value of the input data $D$ while the gate input $(G)$ is High, otherwise $Q$ remains unchanged.

| Inputs |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | PRE | GE | G | D | $\mathbf{Q}$ |
| 1 | x | x | x | x | 0 |
| 0 | 1 | x | x | x | 1 |
| 0 | 0 | 0 | x | x | No Chg |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | x | No Chg |

Transparent Data Latch with Asynchronous Clear and Preset, Gate Enable, and Inverted Gate


LDCPE_1

LDCPE_1 is a 1-bit transparent data latch with asynchronous clear and preset and inverted gate enable.
The asynchronous clear (CLR) is the highest priority input. When CLR is High, all other inputs are ignored and output $Q$ is cleared to Low.
The asynchronous preset (PRE) is the second highest priority input after CLR. When PRE is High and CLR is Low, all other inputs are ignored and output $Q$ is set to High.
The gate enable (GE) is the third highest priority input after CLR and PRE. GE is used to disable the gate input (G). When GE is Low, $G$ is ignored and output $Q$ remains unchanged.

The data output $Q$ follows the value of the data input $D$ while the inverted gate input (G) is Low otherwise $Q$ remains unchanged.

| Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |
| CLR | PRE | GE | G | D | Q |
| 1 | x | x | x | x | 0 |
| 0 | 1 | x | x | x | 1 |
| 0 | 0 | 0 | x | x | No Chg |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | x | No Chg |

## LDE

## Transparent Data Latch with Gate Enable



LDE

LDE is a 1-bit transparent data latch with gate enable.
The gate enable (GE) is used to disable the gate input (G), when GE is Low, G is ignored and output Q remains unchanged.
The data output $Q$ follows the value of the input data $D$ while the gate input ( $G$ ) is High, otherwise $Q$ remains unchanged.

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| GE | $\mathbf{G}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 0 | x | x | No Chg |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| 1 | 0 | x | No Chg |

## Transparent Data Latch with Gate Enable and Inverted Gate



LDE_1

LDE_1 is a 1-bit transparent data latch with gate enable and inverted gate.

The gate enable (GE) is used to disable the gate input (G), when GE is Low, $G$ is ignored and output $Q$ remains unchanged.

The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( G ) is Low otherwise Q remains unchanged.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| GE | G | D | $\mathbf{Q}$ |
| 0 | x | x | No Chg |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | x | No Chg |

## LDP

## Transparent Data Latch with Asynchronous Preset



LDP

LDP is a 1-bit transparent latch with asynchronous preset.
The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and the output Q is set to High.
The data output $Q$ follows the value of the input data $D$ while the gate input $(G)$ is High, otherwise $Q$ remains unchanged.

| Inputs |  |  |  |
| :---: | :---: | :---: | :---: |
| Output |  |  |  |
| PRE | G | D | $\mathbf{Q}$ |
| 1 | x | x | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 0 | 0 | x | No Chg |

Transparent Data Latch with Asynchronous Preset and Inverted Gate


LDP_1 is a 1-bit transparent latch with asynchronous preset.
The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and the output Q is set to High.

The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( G ) is Low otherwise $Q$ remains unchanged.

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| PRE | $\mathbf{G}$ | $\mathbf{D}$ | $\mathbf{Q}$ |
| 1 | x | x | 1 |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | x | No Chg |

## LDPE

## Transparent Data Latch with Asynchronous Preset and Gate Enable



LDPE is a 1-bit transparent data latch with asynchronous preset and gate enable.

The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and output $Q$ is set to High.
The gate enable (GE) is the second highest priority input after PRE. GE is used to disable the gate input (G). When GE is Low, G is ignored and output $Q$ remains unchanged.

The data output $Q$ follows the value of the input data $D$ while the gate input ( $G$ ) is High, otherwise remains $Q$ unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | GE | G | D | Q |
| 1 | x | x | x | 1 |
| 0 | 0 | x | x | No Chg |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | x | No Chg |

## Transparent Data Latch with Asynchronous Preset, Gate Enable, and Inverted Gate



LDPE_1

LDPE_1 is a 1-bit transparent data latch with asynchronous preset and gate enable and inverted gate.
The asynchronous preset (PRE) is the highest priority input. When PRE is High, all other inputs are ignored and output $Q$ is set to High.
The gate enable (GE) is the second highest priority input after PRE. GE is used to disable the gate input (G). When GE is Low, $G$ is ignored and output $Q$ remains unchanged.
The data output $Q$ follows the value of the data input $D$ while the inverted gate input ( $G$ ) is Low otherwise $Q$ remains unchanged.

| Inputs |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| PRE | GE | G | D | Q |
| 1 | x | x | x | 1 |
| 0 | 0 | x | x | No Chg |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | x | No Chg |

## Mn_B1B2, Mn_S1S2, M1_S1B2 1-to-2 Demultiplexers

Mn_B1B2, Mn_S1S2, M1_S1B2 are various n-bit data width 1-to-2 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.


M1_S1B2


M1_S1S2




## Mn_B1B2E, Mn_S1S2E, M1_S1B2E

 1-to-2 Demultiplexers with EnableFor M1 follow E, O, D0, D1
For Mn follow EI, Y, A, B



## FPGA Generic Library Guide



## Mn_B1B4, Mn_S1S4, M1_S1B4, Mn_B1B4_SB, Mn_S1S4_SB, M1_S1B4_SB <br> 1-to-4 Demultiplexers




M2_S1S4


M4_S1S4


M3_B1B4


M3_S1S4


M4_B1B4
(



## Mn_B1B4E, Mn_S1S4E, M1_S1B4E, Mn_B1B4E_SB, Mn_S1S4E_SB, M1_S1B4E_SB <br> 1-to-4 Demultiplexers with Enable



M1_S1B4E


M1_S1S4E


M2_B1B4E

Mn_B1B4E, Mn_S1S4E, M1_S1B4E, Mn_B1B4E_SB, Mn_S1S4E_SB and M1_S1B4E_SB are various $n$-bit data width 1-to-4 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.

Mn_B1B4E and Mn_B1B4E_SB are bus-to-bus versions of the 1-to-4 demultiplexers, which switch a $1 \times n$-bit bus to a $4 \times n$-bit bus according to the select inputs. The width of the data bus, $n$, is available in $2,3,4,5,6$, 7, 8, 9, 10, 12, 16, and 32-bit.
Mn_S1S4E and Mn_S1S4E_SB are pin-to-pin versions of the 1-to-4 demultiplexers, which switch $1 \times n$-single pins to $4 \times n$-single pins according to the select inputs. The number of single pin, $n$, is available in $1,2,3$, and 4.

M1_S1B4E and M1_S1B4E_SB are pin-to-bus versions of the 1-to-4 demultiplexer, which switches a single pin to 1-bit of the 4-bit bus according to the select inputs.
Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.
The demultiplexers with the "_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.

| Enable | Select Inputs |  | Input | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E |  |  | 0 | D3 | D2 | D1 | D0 |
| El | S1 | S0 | Y | D | C | B | A |
| 0 | x | x | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | d | 0 | 0 | 0 | d |
| 1 | 0 | 1 | d | 0 | 0 | d | 0 |
| 1 | 1 | 0 | d | 0 | d | 0 | 0 |
| 1 | 1 | 1 | d | d | 0 | 0 | 0 |

For M1 follow E, O, D0, D1, D3
For Mn follow EI, Y, A, B, C, D
(





## Mn_B1B8, Mn_S1S8, M1_S1B8, Mn_B1B8_SB, Mn_S1S8_SB, M1_S1B8_SB <br> 1-to-8 Demultiplexers



M1_S1B8

Mn _B1B8, Mn _S1S8, M1_S1B8, Mn_B1B8_SB, Mn_S1S8_SB and M1_S1B8_SB are various $n$-bit data width 1-to-8 demultiplexers, available in bus-to-bus, pin-topin and pin-to-bus versions.
Mn _B1B8 and Mn_B1B8_SB are bus-to-bus versions of the 1-to-8 demultiplexers, which switch a $1 \times n$-bit bus to an $8 \times n$-bit bus according to the select inputs. The width of the data bus, $n$, is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit. Mn_S1S8 and Mn_S1S8_SB are pin-to-pin versions of the 1-to-8 demultiplexers, which switch $1 \times n$-single pins to $8 \times n$-single pins according to the select inputs. The number of single pins, $n$, is available in 1 , and 2 .
M1_S1B8 and M1_S1B8_SB are bus-to-pin versions of the 1-to-8 demultiplexer, which switches a single pin to 1 -bit of the 8 -bit bus according to the select inputs.

| - | The demultiplexers with the "_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped. |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Select Inputs |  |  | $\begin{gathered} \hline \text { Input } \\ \hline 0 \end{gathered}$ | Outputs |  |  |  |  |  |  |  |
|  | S2 | S1 | S0 |  | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
|  |  |  |  | Y | A | B | C | D | E | F | G | H |
|  | 0 | 0 | 0 | d | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 1 | d | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 1 | 0 | d | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 1 | 1 | d | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 |
|  | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 |
|  | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 |
|  | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 |
|  | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d |

For M1 follow O, D0, D1, D3, D4, D5, D6, D7
For Mn follow Y, A, B, C, D, E, F, G, H




M2_S1S8_SB



M3_B1B8_SB


M7_B1B8_SB


M4_B1B8_SB


M8_B1B8_SB


M5_B1B8_SB


M9_B1B8_SB


Mn_B1B8E, Mn_S1S8E, M1_S1B8E, Mn_B1B8E_SB, Mn_S1S8E_SB, M1_S1B8E_SB

1-to-8 Demultiplexers with Enable


M1_S1S8E

Mn_B1B8E, Mn_S1S8E, M1_S1B8E, Mn_B1B8E_SB, Mn_S1S8E_SB and M1_S1B8E_SB are various $n$-bit data width 1-to-8 demultiplexers with enable, available in bus-to-bus, pin-to-pin and pin-to-bus versions.
Mn_B1B8E and Mn_B1B8E_SB are bus-to-bus versions of the 1-to-8 demultiplexers, which switch a $1 \times n$-bit bus to an $8 \times n$-bit bus according to the select inputs. The width of the data bus, $n$, is available in $2,3,4,5,6,7,8,9,10$, 12, 16, and 32-bit.

Mn_S1S8E and Mn_S1S8E_SB are pin-to-pin versions of 1-to-8 demultiplexers, which switch $1 \times n$-single pins to $8 \times n$-single pins according to the select inputs. The number of single pin, $n$, is available in 1 , and 2.
M1_S1B8E and M1_S1B8E_SB are bus-to-pin versions of the 1-to-8 demultiplexer, which switches a single pin to 1 -bit of the 8 -bit bus according to the select inputs.
Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.

The demultiplexers with the "_SB" suffix in the name have the Select input pins (S2-S0) grouped into a single bus pin (S[2..0]), whereas those demultiplexers without this suffix leave the Select input pins ungrouped.

| Enable | Select Inputs |  |  | Input | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E |  |  |  | 0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| El | S2 | S1 | S0 | Y | A | B | C | D | E | F | G | H |
| 0 | x | x | x | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | d | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | d | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | d | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | d | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 |
| 1 | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 |
| 1 | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d |

For M1 follow E, O, D0, D1, D3, D4, D5, D6, D7
For Mn follow EI, Y, A, B, C, D, E, F, G, H


M5_B1B8E

| EI |  |
| ---: | :--- |
| A0 | - |
| A1 | - |
| B0 | - |
| B1 | - |
| C0 | - |
| C1 | - |
| D0 | - |
| D1 | - |

$\begin{array}{ll}\rightarrow & \mathrm{Y} 0 \\ \rightarrow & \mathrm{Y} 1\end{array}$



M2_S1S8E


M6_B1B8E


M3_B1B8E


M7_B1B8E


M4_B1B8E



M9_B1B8E


M32_B1B8E


M10_B1B8E


M1_S1B8E_SB


M12_B1B8E

M1_S1S8E_SB



M16_B1B8E

M2_B1B8E_SB



M10_B1B8E_SB
M12_B1B8E_SB


M16_B1B8E_SB


M32_B1B8E_SB

## Mn_B1B16, M1_S1S16, M1_S1B16, Mn_B1B16_SB, M1_S1S16_SB, M1_S1B16_SB 1-to-16 Demultiplexers



Mn_B1B16, M1_S1S16, M1_S1B16, Mn_B1B16_SB, M1_S1S16_SB and M1_S1B16_SB are various $n$-bit data width 1-to-16 demultiplexers, available in bus-to-bus, pin-to-pin and pin-to-bus versions.
Mn_B1B16 and Mn_B1B16_SB are bus-to-bus version of 1-to-16 demultiplexers, which switch $1 \times n$-bit bus to $16 \times n$-bit bus according to the select inputs. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit. M1_S1S16 and M1_S1S16 _SB are a pin-to-pin version of 1-to-16 demultiplexers, which switches 1 single pin to 16 single pins according to the select inputs.
M1_S1B16 and M1_S1B16_SB are a pin-to-bus version of 1-to-16 demultiplexer, which switches a single pin to 1-bit of the 16-bit bus according to the select inputs. Selects (S3-S0) are grouped in a bus (S[3..0]) for demultiplexer with "_SB" suffix in the name, otherwise are separated pins.
D1 -
D2 -
D3 -
D4 -
D5 -
D6 -
D7 -
D8 -
D9 -
D10 -
D11 -
D12 -
D13 -
D14 -
D15 -


| Select Inputs |  |  |  | Input | Outputs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | S0 | 0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| S3 | S2 | S1 | S0 | Y | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 | P |
| 0 | 0 | 0 | 0 | d | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | d | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | d | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | d | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 |
| 1 | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 |
| 1 | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d |

For M1 follow O, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15
For Mn follow Y, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P





## Mn_B1B16E, M1_S1S16E, M1_S1B16E, Mn_B1B16E_SB, M1_S1S16E_SB, M1_S1B16E_SB 1-to-16 Demultiplexers with Enable



M1_S1S16E

Mn_B1B16E, M1_S1S16E, M1_S1B16E, Mn_B1B16E_SB, M1_S1S16E_SB and M1_S1B16E_SB are various $n$-bit data width 1-to-16 demultiplexers with enable, available in bus-to-bus, pin-to-pin and pin-to-bus versions.
Mn_B1B16E and Mn_B1B16E_SB are bus-to-bus version of 1-to-16 demultiplexers, which switch $1 \times n$-bit bus to $16 \times n$-bit bus according to the select inputs. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit.

M1_S1S16E and M1_S1S16E_SB are a pin-to-pin version of 1-to-16 demultiplexers, which switches 1 single pin to 16 single pins according to the select inputs.
M1_S1B16E and M1_S1B16E_SB are a pin-to-bus version of 1-to-16 demultiplexer, which switches a single pin to 1-bit of the 16-bit bus according to the select inputs.
Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the demultiplexers switch the data from inputs to output.
Selects (S3-S0) are grouped in a bus (S[3..0]) for demultiplexers with "_SB" suffix in the name, otherwise are separated pins.

| Enable | Select Inputs |  |  |  | Input | Outputs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | S3 | S2 | S1 | S0 | 0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| El | S3 | S2 | S1 | So | Y | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 | P |
| 0 | x | x | x | x | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | d | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | d | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | d | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | d | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d | 0 |
| 1 | 1 | 1 | 1 | 1 | d | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | d |

For M1 follow E, O, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15
For Mn follow EI, Y, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P



M10_B1B16E


M1_S1B16E_SB


M12_B1B16E


M2_B1B16E_SB


M4_B1B16E_SB


M8_B1B16E_SB


M12_B1B16E_SB


M16_B1B16E_SB


M32_B1B16E_SB

## Mn_B2B1, Mn_S2S1, M1_B2S1

## 2-to-1 Multiplexers



Mn_B2B1, Mn_S2S1, M1_B2S1 are various n-bit data width 2-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B2B1 are bus-to-bus version of 2-to-1 multiplexers, which switch 2 x $n$-bit bus to $1 \times n$-bit bus according to the select input. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit. Mn_S2S1 are pin-to-pin version of 2-to-1 multiplexers, which switch $2 \times n$ single pins to $1 \times n$-single pins according to the select input. The number of single pin, $n$ is available in $1,2,3,4,5,6,7$, and 8 .
M1_B2S1 is bus-to-pin version of 2-to-1 multiplexer, which switches 1-bit of the 2 -bit bus to 1 -single pin according to the select input.

| Select | Data Inputs |  | Outputs |
| :---: | :---: | :---: | :---: |
| s0 | $\mathbf{D 1}$ | $\mathbf{D 0}$ | $\mathbf{O}$ |
|  | $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{Y}$ |
| 0 | x | d 0 | d 0 |
| 1 | d 1 | x | d 1 |

For M1 follow D0, D1, O
For Mn follow A, B, Y
$\rightarrow \mathrm{A} 0$


M8_S2S1


M12_B2B1


M16_B2B1


M32_B2B1

## Mn_B2B1E, Mn_S2S1E, M1_B2S1E

2-to-1 Multiplexers with Enable


M1_B2S1E


M1_S2S1E


M2_B2B1E

Mn_B2B1E, Mn_S2S1E, M1_B2S1E are various $n$-bit data width 2-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.

Mn_B2B1E are bus-to-bus version of 2-to-1 multiplexers, which switch 2 x $n$-bit bus to $1 \times n$-bit bus according to the select input. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit. Mn _S2S1E are pin-to-pin version of 2-to-1 multiplexers, which switch 2 x $n$-single pins to $1 \times n$-single pins according to the select input. The number of single pin, $n$ is available in $1,2,3,4,5,6,7$, and 8 . M1_B2S1 is bus-to-pin version of 2-to-1 multiplexer, which switches 1-bit of the 2-bit bus to 1 -single pin according to the select input.
Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the multiplexers switch the data from inputs to output.

| Enable | Select | Data Inputs |  | Outputs |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | $\mathbf{s} \mathbf{S 0}$ | $\mathbf{D 1}$ | $\mathbf{D} 0$ | $\mathbf{O}$ |
|  |  | $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{Y}$ |
| $\mathbf{E l}$ |  | x | x | x |
| 0 | x | 0 |  |  |
| 1 | 0 | x | d 0 | d 0 |
| 1 | 1 | d 1 | x | d 1 |

For M1 follow E, D0, D1, O
For Mn follow EI, A, B, Y





## Mn_B4B1, Mn_S4S1, M1_B4S1, Mn_B4B1_SB, Mn_S4S1_SB, M1_B4S1_SB <br> 4-to-1 Multiplexers



Mn_B4B1, Mn_S4S1, M1_B4S1, Mn_B4B1_SB, Mn_S4S1_SB and M1_B4S1_SB are various $n$-bit data width 4-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B4B1 and Mn_B4B1_SB are bus-to-bus versions of the 4-to-1 multiplexers, which switch a $4 \times n$-bit bus to a $1 \times n$-bit bus according to the select inputs. The width of the data bus, $n$, is available in $2,3,4,5,6$, 7, 8, 9, 10, 12, 16, and 32-bit.

Mn _S4S1 and Mn _S4S1_SB are pin-to-pin versions of the 4-to-1 multiplexers, which switch $4 \times n$-single pins to $1 \times n$-single pins according to the select inputs. The number of single pin, $n$, is available in $1,2,3$, and 4.
M1_B4S1 and M1_B4S1_SB are bus-to-pin versions of the 4-to-1 multiplexer, which switches 1 -bit of the 4 -bit bus to a 1 -single pin according to the select inputs.

The multiplexers with the "_SB" suffix in the name have the Select input pins (S1-S0) grouped into a single bus pin (S[1..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

| Select Inputs | Data Inputs |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | s0 | D3 | D2 | D1 | D0 | $\mathbf{O}$ |
|  |  | D | $\mathbf{C}$ | B | A | Y |
| 0 | 0 | x | x | x | d 0 | d 0 |
| 0 | 1 | x | x | d 1 | x | d 1 |
| 1 | 0 | x | d 2 | x | x | d 2 |
| 1 | 1 | d 3 | x | x | x | d 3 |

For M1 follow D0, D1, D3, O
For Mn follow A, B, C, D, Y




## Mn_B4B1E, Mn_S4S1E, M1_B4S1E, Mn_B4B1E_SB, Mn_S4S1E_SB, M1_B4S1E_SB <br> 4-to-1 Multiplexers with Enable

Mn_B4B1E, Mn_S4S1E, M1_B4S1E, Mn_B4B1E_SB, Mn_S4S1E_SB and M1_B4S1E_SB are various $n$-bit data width 4-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions. Mn_B4B1E and Mn_B4B1E_SB are bus-to-bus versions of the 4-to-1 multiplexers, which switch a $4 \times n$-bit bus to a $1 \times n$-bit bus. The width of the data bus, $n$, is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit. Mn _S4S1E and Mn_S4S1E_SB are pin-to-pin versions of the 4-to-1 multiplexers, which switch $4 \times n$-single pins to $1 \times n$-single pins. The number of single pin, $n$, is available in $1,2,3$, and 4 .

M1_B4S1E and M1_B4S1E_SB are bus-to-pin versions of the 4-to-1 multiplexer, which switches 1 -bit of the 4 -bit bus to 1 -single pin.
Enable is the highest priority input, when enable is Low, all inputs are ignored, and outputs remain Low. When enable is High, the multiplexers switch the data from inputs to output.
The multiplexers with the "_SB" suffix in the name have the Select input pins ( $\mathrm{S} 1-\mathrm{S} 0$ ) grouped into a single bus pin (S[1..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

| Enable | Select Inputs |  |  | Data Inputs |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | S1 | S0 | D3 | D2 | D1 | D0 | $\mathbf{O}$ |  |  |
|  |  |  |  | $\mathbf{D}$ | $\mathbf{C}$ | B | $\mathbf{A}$ |  |  |
| 0 | x | x | x | x | x | x | 0 |  |  |
| 1 | 0 | 0 | x | x | x | a | a |  |  |
| 1 | 0 | 1 | x | x | b | x | b |  |  |
| 1 | 1 | 0 | x | c | x | x | c |  |  |
| 1 | 1 | 1 | d | x | x | x | d |  |  |

For M1 follow E, D0, D1, D3, O
For Mn follow EI, A, B, C, D, Y





## 8-to-1 Multiplexers



Mn_B8B1, Mn_S8S1, M1_B8S1, Mn_B8B1_SB, Mn_S8S1_SB and M1_B8S1_SB are various $n$-bit data width 8-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B8B1 and Mn_B8B1_SB are bus-to-bus versions of the 8-to-1 multiplexers, which switch an $8 \times n$-bit bus to a $1 \times n$-bit bus according to the select inputs. The width of the data bus, $n$, is available in $2,3,4,5,6,7,8,9,10,12$, 16 , and 32 -bit. Mn _S8S1 and Mn_S8S1_SB are pin-to-pin versions of the 8-to-1 multiplexers, which switch $8 \times n$-single pins to $1 \times n$-single pins according to the select inputs. The number of single pin, $n$, is available in 1 , and 2.
M1_B8S1 and M1_B8S1_SB are bus-to-pin versions of the 8-to-1 multiplexer, which switches 1-bit of the 8 -bit bus to 1 -single pin according to the select inputs. The multiplexers with the "_SB" suffix in the name have the Select input pins (S2S 0 ) grouped into a single bus pin (S[2..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

| Select Inputs |  |  | Data Inputs |  |  |  |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S2 | S1 | S0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | 0 |
|  |  | S0 | A | B | C | D | E | F | G | H | Y |
| 0 | 0 | 0 | d0 | X | X | X | X | X | X | X | d0 |
| 0 | 0 | 1 | x | d1 | X | X | X | X | X | X | d1 |
| 0 | 1 | 0 | X | X | d2 | X | X | X | X | X | d2 |
| 0 | 1 | 1 | X | X | X | d3 | X | X | X | X | d3 |
| 1 | 0 | 0 | X | x | X | x | d4 | X | X | X | d4 |
| 1 | 0 | 1 | X | X | X | X | X | d5 | X | X | d5 |
| 1 | 1 | 0 | X | X | X | X | X | x | d6 | X | d6 |
| 1 | 1 | 1 | x | X | x | X | x | x | X | d7 | d7 |

For M1 follow D0, D1, D3, D4, D5, D6, D7, O
For Mn follow A, B, C, D, E, F, G, H, Y

$$
\begin{aligned}
& \Rightarrow \mathrm{A} 0 \\
& \rightarrow \\
& \mathrm{~A} 1 \\
& - \\
& \mathrm{B} 0 \\
& \rightarrow \\
& \mathrm{Bl} \\
& \rightarrow \\
& \mathrm{C} 0 \\
& \rightarrow \\
& \mathrm{Cl} \\
& \rightarrow \\
& \mathrm{D} 0 \\
& \rightarrow \\
& \mathrm{D} 1
\end{aligned}
$$

$$
\begin{array}{r}
\text { Y0 } \\
\text { Y1 }
\end{array}
$$



M2_S8S1



M4_B8B1



M8_B8B1


M12_B8B1




M32_B8B1_SB

## Mn_B8B1E, Mn_S8S1E, M1_B8S1E, Mn_B8B1E_SB, Mn_S8S1E_SB, M1_B8S1E_SB <br> 8-to-1 Multiplexers with Enable



Mn_B8B1E, Mn_S8S1E, M1_B8S1E, Mn_B8B1E_SB, Mn_S8S1E_SB, and M1_B8S1E_SB are various $n$-bit data width 8-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B8B1E and Mn_B8B1E_SB are bus-to-bus versions of the 8-to-1 multiplexers, which switch an $8 \times n$-bit bus to a $1 \times n$-bit bus. The width of the data bus, $n$, is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit.
Mn _S8S1E and Mn _S8S1E_SB are pin-to-pin versions of the 8-to-1 multiplexers, which switch $8 \times n$-single pins to $1 \times n$-single pins. The number of single pin, $n$, is available in 1, and 2.

M1_B8S1E and M1_B8S1E_SB are bus-to-pin versions of the 8-to-1 multiplexer, which switches 1 -bit of the 8 -bit bus to 1 -single pin.

When enable is High, the multiplexers switch the data from inputs to output, when enable is Low output of the multiplexers will remain Low.
The multiplexers with the "_SB" suffix in the name have the Select input pins (S2S0) grouped into a single bus pin (S[2..0]), whereas those multiplexers without this suffix leave the Select input pins ungrouped.

| Enable | Select Inputs |  |  | Data Inputs |  |  |  |  |  |  |  | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | S2 | S1 | SO | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | 0 |
| El | S2 | S1 | S0 | A | B | C | D | E | F | G | H | Y |
| 0 | X | X | X | X | X | X | X | X | X | X | X | 0 |
| 1 | 0 | 0 | 0 | a | x | X | X | X | X | X | X | a |
| 1 | 0 | 0 | 1 | x | b | x | x | X | X | x | x | b |
| 1 | 0 | 1 | 0 | X | X | C | X | X | X | X | X | c |
| 1 | 0 | 1 | 1 | X | X | X | d | X | X | X | X | d |
| 1 | 1 | 0 | 0 | x | X | X | X | e | X | X | X | e |
| 1 | 1 | 0 | 1 | X | X | X | X | X | f | X | X | f |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | g | X | g |
| 1 | 1 | 1 | 1 | X | X | X | X | X | X | X | h | h |

For M1 follow E, D0, D1, D3, D4, D5, D6, D7, O
For Mn follow EI, A, B, C, D, E, F, G, H, Y






Mn_B16B1, M1_S16S1, M1_B16S1, Mn_B16B1_SB, M1_S16S1_SB and M1_B16S1_SB are various $n$-bit data width 16-to-1 multiplexers, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B16B1 and Mn_B16B1 _SB are bus-to-bus version of 16-to-1 multiplexers, which switch $16 \times n$-bit bus to $1 \times n$-bit bus. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit.

M1_S16S1 and M1_S16S1_SB are a pin-to-pin version of 16-to-1 multiplexers, which switches 16 single pins to 1 single pin.

M1_B16S1 and M1_B16S1_SB are a bus-to-pin version of 16-to-1 multiplexer, which switches 1 -bit of the 16 -bit bus to 1 single pin.
Selects (S3-S0) are grouped in a bus (S[3..0]) for multiplexer with "_SB" suffix in the name, otherwise are separated pins.

| Select Inputs |  |  |  | Data Inputs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | S0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | 0 |
| S3 | S2 | S1 | S0 | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 | P | Y |
| 0 | 0 | 0 | 0 | a | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | a |
| 0 | 0 | 0 | 1 | X | b | X | X | X | X | X | X | X | X | X | X | X | X | X | X | b |
| 0 | 0 | 1 | 0 | X | X | C | X | X | X | X | X | X | X | X | X | X | X | X | X | c |
| 0 | 0 | 1 | 1 | X | X | X | d | X | x | X | X | X | X | X | X | X | X | X | X | d |
| 0 | 1 | 0 | 0 | X | X | X | X | e | X | X | X | X | X | X | X | X | X | X | X | e |
| 0 | 1 | 0 | 1 | X | X | X | X | X | f | X | X | X | X | X | X | X | X | X | X | f |
| 0 | 1 | 1 | 0 | x | X | X | X | X | X | g | X | X | X | X | X | X | X | X | X | g |
| 0 | 1 | 1 | 1 | X | X | X | X | X | X | X | h | X | X | X | X | X | X | X | X | h |
| 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | i | X | X | X | X | X | X | X | i |
| 1 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | X | j | X | X | X | X | X | X | j |
| 1 | 0 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | k | X | X | X | X | X | k |
| 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | X | 1 | X | X | X | X | I |
| 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | m | X | X | X | m |
| 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | n | X | X | n |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 0 | x | 0 |
| 1 | 1 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | p | p |

For M1 follow D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, O

For Mn follow A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Y





## Mn_B16B1E, M1_S16S1E, M1_B16S1E, Mn_B16B1E_SB, M1_S16S1E_SB, M1_B16S1E_SB 16-to-1 Multiplexers with Enable



Mn_B16B1E, M1_S16S1E, M1_B16S1E, Mn_B16B1E_SB, M1_S16S1E_SB and M1_B16S1E_SB are various $n$-bit data width 16-to-1 multiplexers with enable, available in bus-to-bus, pin-to-pin and bus-to-pin versions.
Mn_B16B1E and Mn_B16B1E _SB are bus-to-bus version of 16-to-1 multiplexers, which switch $16 \times n$-bit bus to $1 \times n$-bit bus. The width of the data bus, $n$ is available in $2,3,4,5,6,7,8,9,10,12,16$, and 32 -bit.
M1_S16S1E and M1_S16S1E_SB are a pin-to-pin version of 16-to-1 multiplexers, which switches 16 single pins to 1 single pin.
M1_B16S1E and M1_B16S1E_SB are a bus-to-pin version of 16-to-1 multiplexer, which switches 1 -bit of the 16 -bit bus to 1 single pin.
When enable is High, the multiplexers switch the data from inputs to output, when enable is Low output of the multiplexers will remain Low.
Selects (S3-S0) are grouped in a bus (S[3..0]) for multiplexer with "_SB" suffix in the name, otherwise are separated pins.

| Enable | Select Inputs |  |  |  | Data Inputs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | S3 | S2 | S1 | S0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | 0 |
| El | S3 | S2 | S1 | So | A | B | C | D | E | F | G | H | 1 | J | K | L | M | N | 0 | P | Y |
| 0 | X | X | X | x | x | X | x | X | X | X | X | X | x | X | X | x | X | X | x | X | 0 |
| 1 | 0 | 0 | 0 | 0 | a | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | a |
| 1 | 0 | 0 | 0 | 1 | x | b | x | x | x | x | x | x | x | x | x | x | x | x | x | x | b |
| 1 | 0 | 0 | 1 | 0 | x | x | c | x | x | x | x | x | x | x | x | x | x | x | x | x | c |
| 1 | 0 | 0 | 1 | 1 | x | x | X | d | X | x | X | X | X | X | X | X | X | X | X | x | d |
| 1 | 0 | 1 | 0 | 0 | X | X | X | x | e | x | x | x | x | x | x | x | x | X | X | x | e |
| 1 | 0 | 1 | 0 | 1 | X | X | X | X | X | f | X | X | X | X | X | X | X | X | X | X | f |
| 1 | 0 | 1 | 1 | 0 | x | x | x | x | x | x | g | x | x | x | x | x | x | x | x | x | g |
| 1 | 0 | 1 | 1 | 1 | x | x | x | x | x | X | x | h | x | x | x | x | x | x | x | x | h |
| 1 | 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | x | 1 | X | X | X | X | X | X | X | i |
| 1 | 1 | 0 | 0 | 1 | X | x | x | X | X | X | X | x | x | j | x | x | x | x | x | x | j |
| 1 | 1 | 0 | 1 | 0 | x | x | x | X | X | x | x | x | x | x | k | x | x | x | x | x | k |
| 1 | 1 | 0 | 1 | 1 | x | x | x | x | x | x | X | x | X | X | x | 1 | x | X | X | x | I |
| 1 | 1 | 1 | 0 | 0 | x | x | x | x | x | x | x | x | x | x | x | x | m | x | X | X | m |
| 1 | 1 | 1 | 0 | 1 | x | x | x | x | X | X | x | x | x | x | X | x | x | n | X | x | n |
| 1 | 1 | 1 | 1 | 0 | x | x | x | x | x | x | x | x | x | x | x | x | x | x | 0 | x | 0 |
| 1 | 1 | 1 | 1 | 1 | x | x | X | X | X | x | x | X | x | x | x | X | X | X | X | p | p |

For M1 follow E, D0, D1, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, O

For Mn follow EI, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Y





MULT2, 4, 8, 16, 18, 32
Signed Multiplier


MULTR2, 4, 8, 16, 18, 32

## Registered Signed Multiplier

respectively $2 \times 2,4 \times 4,8 \times 8,16 \times 16,18 \times 18,32 \times 32$ registered signed multipliers. They perform multiplication of two signed values from the two inputs ( $A$ and $B$ ) on the rising-edge of the clock input ( $C$ ) and produce a product ( P ).
Input $A$ and $B$ are 2-, $4-, 8-, 16-$ - 18,32 -Bit length and output $P$ is $4-, 8-$, 16-, 32-, 36, 64-Bit length for MULTR2, MULTR4, MULTR8, MULTR16, MULTR18, MULTR32 respectively. All input and output values are represented in two's-complement format.


MULTR8B


| Input |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{C}$ | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{P}$ |
| $\uparrow$ | a | b | $\mathrm{a} \times \mathrm{b}$ |

For MULTR2, $A=A 1-A 0, B=B 1-B 0, P=P 3-P 0$
For MULTR4, $A=A 3-A 0, B=B 3-B 0, P=P 7-P 0$
For MULTR8, $A=A 7-A 0, B=B 7-B 0, P=P 15-P 0$
For MULTR18, $A=A 17-A 0, B=B 17-B 0, P=P 35-P 0$
For MULTR16, $A=A 15-A 0, B=B 15-B 0, P=P 31-P 0$
For MULTR32, $\mathrm{A}=\mathrm{A} 31-\mathrm{A} 0, \mathrm{~B}=\mathrm{B} 31-\mathrm{B} 0, \mathrm{P}=\mathrm{P} 63-\mathrm{P} 0$

MULTU2, 4, 8, 16, 18, 32

## Unsigned Multiplier



MULTU2B


MULTU4B


MULTU8B


MULTU16B


MULTU18B


MULTU32B

| - | A0 | P0 |  |
| :--- | :--- | :--- | :--- |
| $\Rightarrow$ | A1 | P1 | - |
| - | B0 | P2 | - |
| $\Rightarrow$ | B1 |  |  |
|  |  |  |  |

MULTU2S

MULTU2, MULTU4, MULTU8, MULTU16, MULTU18, MULTU32 are respectively $2 \times 2,4 \times 4,8 \times 8,16 \times 16,18 \times 18,32 \times 32$ Unsigned Multipliers. They perform multiplication of two signed values from the two inputs (A and B ) and produce a product ( P ).
Input $A$ and $B$ are 2-, $4-, 8-, 16-$, 18 , 32 -Bit length and output $P$ is $4-, 8-$, 16-, 32-, 36, 64-Bit length for MULTU2, MULTU4, MULTU8, MULTU16, MULTU18, MULTU32 respectively. All input and output values are represented in unsigned binary format.

| Input |  | Output |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{P}$ |
| a | b | $\mathrm{a} \times \mathrm{b}$ |

For MULTU2, $A=A 1-A 0, B=B 1-B 0, P=P 3-P 0$
For MULTU4, $A=A 3-A 0, B=B 3-B 0, P=P 7-P 0$
For MULTU8, $\mathrm{A}=\mathrm{A} 7-\mathrm{A} 0, \mathrm{~B}=\mathrm{B} 7-\mathrm{B0}, \mathrm{P}=\mathrm{P} 15-\mathrm{P} 0$
For MULTU18, $\mathrm{A}=\mathrm{A} 17-\mathrm{A} 0, \mathrm{~B}=\mathrm{B} 17-\mathrm{B} 0, \mathrm{P}=\mathrm{P} 35-\mathrm{P} 0$
For MULTU16, $A=A 15-A 0, B=B 15-B 0, P=P 31-P 0$
For MULTU32, $A=A 31-A 0, B=B 31-B 0, P=P 63-P 0$

|  | A0 | P0 |  |
| :--- | :--- | :--- | :--- |
| - | A1 | P1 | - |
| - | A2 | P2 | - |
| - | A3 | P3 | - |
|  | B0 | P4 | - |
| - | P1 | P6 | - |
| - | B2 | P7 | - |
| - | B3 |  |  |
|  |  |  |  |

MULTU4S

MULTUR2, 4, 8, 16, 18, 32
Registered Unsigned Multiplier



NAND2 - 32

## NAND Gates



NAND2B


NAND2N1B


NAND2N2B


NAND3B


NAND3N1B


NAND3N2B


NAND3N3B


NAND4B


NAND4N1B

NAND Gates provide a variety of NAND functions, range from 2 to 32 inverted or non-inverted Inputs.

NANDn - Non-Inverted input NAND Gates
$n$ is input bit length, $n=2,3,4,5,6,7,8,9,12,1316$

| Input |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{O}$ |
| 1 | 1 | 1 | 0 |
| 0 | x | x | 1 |
| x | 0 | x | 1 |
| x | x | 0 | 1 |

## NANDnNm - Inverted input NAND Gates

$n$ is input bit length, $m$ is number of inverted input.
$m, n=2,3,4,5, m<=n$.

| Input |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\ldots$ | $\mathbf{I m} \mathbf{- 1}$ | $\mathbf{I m}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | Output |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | x | x | x | x | x | 1 |
| x | 1 | x | x | x | x | 1 |
| x | x | 1 | x | x | x | 1 |
| x | x | x | 0 | x | x | 1 |
| x | x | x | x | 0 | x | 1 |
| x | x | x | x | x | 0 | 1 |

## NANDnT - 3-state Output NAND Gates

$n$ is input bit length, $n=12$

| Input |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| EN | $\mathbf{1 0}$ | $\ldots$ | $\ln \mathbf{- 1}$ | $\mathbf{O}$ |
| 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | x | x | 1 |
| 0 | x | 0 | x | 1 |
| 0 | x | x | 0 | 1 |
| 1 | x | x | x | Z |



NAND5N1S

NAND5N2S

NAND5N3S

NAND5N4S

NAND6S

NAND7S


NAND16S

## NEXUS_JTAG_PORT <br> Soft Nexus-Chain Connector



NEXUS_JTAG_PORT

This component is required when using any components from the "FPGA Instruments. IntLib" integrated library or using on chip debug (OCD) system type processors from the "FPGA Processors.IntLib" integrated library.

NEXUS_JTAG_PORT essentially forms the soft JTAG ports of all debug systems cores and instruments. It allows all JTAG ports to be chained together in one single component. The example below show a typical connection with NEXUS_JTAG_CONNECTOR port component from the "FPGA NanoBoard Port-Plugin.IntLib" integrated library.


## NOR2 - 32

## NOR Gates



NOR2B


NOR2N1B


NOR2N2B


NOR3B


NOR3N1B


NOR3N2B


NOR3N3B


NOR4B

NOR Gates provide a variety of NOR functions, range from 2 to 32 inverted or non-inverted Inputs and with or without strobe.

NORn - Non-Inverted input NOR Gates
$n$ is input bit length, $n=2,3,4,5,6,7,8,9,12,16,32$

| Input |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{I 0}$ | $\ldots$ | $\mathbf{I n}-\mathbf{1}$ | $\mathbf{0}$ |
| 0 | 0 | 0 | 1 |
| 1 | x | x | 0 |
| x | 1 | x | 0 |
| x | x | 1 | 0 |

NORnNm - Inverted input NOR Gates
$n$ is input bit length, $m$ is number of inverted input.
$m, n=2,3,4,5, m<=n$.

| Input |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\ldots$ | $\mathbf{I m} \mathbf{- 1}$ | $\mathbf{I m}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{O}$ O |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | x | x | x | x | x | 0 |
| x | 0 | x | x | x | x | 0 |
| x | x | 0 | x | x | x | 0 |
| x | x | x | 1 | x | x | 0 |
| x | x | x | x | 1 | x | 0 |
| x | x | x | x | x | 1 | 0 |

NORnG - NOR Gates with strobes
$n$ is input bit length, $n=4$

| Input |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{G}$ | $\mathbf{I 0}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | $\mathbf{O}$ |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | x | x | 0 |
| 1 | x | 1 | x | 0 |
| 1 | x | x | 1 | 0 |
| 0 | x | x | x | 0 |



NOR5B


NOR3N1S


NOR4N1S


NOR4N2B


NOR5N1B


NOR5N5B


NOR9B


NOR2N1S


NOR3N2S


NOR4N2S


NOR4N3B


NOR5N2B


NOR6B


NOR12B


NOR2N2S


NOR3N3S


NOR4N3S


NOR4N4B


NOR5N3B


NOR7B


NOR16B


NOR2S


NOR3S


NOR4N4S


## NUMO - NUMF

Hex Number Connector of Value 0 - F


OR Gates


OR2B


OR2DB


OR2N1B


OR2N2B


OR3B


OR3DB


OR3N1B


OR3N2B

OR Gates provide a variety of OR functions, range from 2 to 32 inverted or non-inverted Inputs and Single or Dual output.

ORn - Non-Inverted input OR Gates
$n$ is input bit length, $n=2,3,4,5,6,7,8,9,12,16,32$

| Input |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{I 0}$ | $\ldots$ | $\mathbf{I n}-\mathbf{1}$ | $\mathbf{0}$ |
| 0 | 0 | 0 | 0 |
| 1 | x | x | 1 |
| x | 1 | x | 1 |
| x | x | 1 | 1 |

ORnNm - Inverted input OR Gates
$n$ is input bit length, $m$ is number of inverted input.
$m, n=2,3,4,5, m<=n$.

| Input |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\ldots$ | $\mathbf{I m} \mathbf{- 1}$ | $\mathbf{I m}$ | $\ldots$ | $\mathbf{I n} \mathbf{- 1}$ | Output |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | x | x | x | x | x | 1 |
| x | 0 | x | x | x | x | 1 |
| x | x | 0 | x | x | x | 1 |
| x | x | x | 1 | x | x | 1 |
| x | x | x | x | 1 | x | 1 |
| x | x | x | x | x | 1 | 1 |

## ORnD - Dual Output OR Gates

$n$ is input bit length, $n=2,3,4,8$

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I O}$ | $\boldsymbol{\ldots}$ | $\mathbf{I n - 1}$ | $\mathbf{Y}$ | YN |
| 0 | 0 | 0 | 0 | 1 |
| 1 | x | x | 1 | 0 |
| x | 1 | x | 1 | 0 |
| x | x | 1 | 1 | 0 |





OR4N2S


OR5N1S


OR5N5S


OR8S


OR9S


OR12S


OR16S

## PAR9

## 9-Bit Odd/Even Parity Generators/Checkers



PAR9 is a universal, monolithic, 9-bit ( 8 data bits plus 1 parity bit) parity generators/checkers feature odd/even outputs (EVENO, ODDO) and control inputs to facilitate operation in either odd- or even-parity application. Depending on whether even or odd parity is being generated or checked, then EVEN or ODD inputs can be utilized as the parity or the 9th-bit input.

| Inputs |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| I7-I0 | EVEN | ODD | EVENO | ODDO |
| even number of '1's | 1 | 0 | 1 | 0 |
| odd number of '1's | 1 | 0 | 0 | 1 |
| even number of '1's | 0 | 1 | 0 | 1 |
| odd number of '1's | 0 | 1 | 1 | 0 |
| x | 1 | 1 | 0 | 0 |
| x | 0 | 0 | 1 | 1 |

## Pull Down Resistors




PULLDOWN32B


PULLDOWN16S

PULLDOWN, PULLDOWN4, PULLDOWN8, PULLDOWN12, PULLDOWN16, PULLDOWN32 are, respectively 1-bit, 4-bit, 12-bit, 16-bit, 32-bit pull-down resistors.


PULLDOWN8S


PULLUP, 4, 8, 12, 16, 32

## Pull Up Resistors

PULLUP, PULLUP4, PULLUP8, PULLUP12, PULLUP16, PULLUP32 are,
respectively 1-bit, 4-bit, 12-bit, 16-bit and 32-bit pull-up resistors.

|  | Tman $0[7.0]$ | $\mathrm{Tmam}^{\mathrm{O}}$ [11..0] | $\mathrm{Tmum}^{\mathrm{O}}$ [15..0] |
| :---: | :---: | :---: | :---: |
| PULLUP4B | PULLUP8B | PULLUP12B | PULLUP16B |
|  |  |  | Tun |
|  |  |  | -m- |
|  |  | -u-- | -m- |
|  |  | -W- | -m- |
|  |  | -W- | -W- |
|  | T | - | - |
|  | -m- | - | - m - |
|  | - | - | -w- |
| Tmus O [31..0] | - | - | -m- |
|  | W- | W-- | m- |
| PULLUP32B | pullupas | PULLUP8S | PULLUP12S |

## In- <br> -u- <br> -W:- <br> - <br> -n- <br> w- <br> - <br> -W <br> -Wh <br> - <br> W- <br> -W <br> - <br> Wh

PULLUP16S

## RAMS, RAMD

## Single/Dual Port Random Access Memory



RAMD


RAMS

The RAMS and RAMD are single and dual port random access memory.
When write enable (WE) is High, data (DIN) input is transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.
Data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 0 | clk | addr | X | RAM(addr) | No Chg |
| 1 | clk | addr | data | data | RAM(addr) => data |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter

## RAMSB, RAMDB <br> Single/Dual Port Random Access Memory With Byte Write Enable



RAMDB


RAMSB

The RAMSB and RAMDB are single and dual port random access memory with byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.
When write enable (WE) is high, depending on the value of byte write enable (ByteWE), corresponding bytes of data (DIN) input are transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.
Data output (DOUT) is always active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 0 | clk | addr | X | RAM(ByteWE(addr)) | No Chg |
| 1 | clk | addr | data | data | RAM(ByteWE(addr)) => data |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
$\mathrm{clk}=$ Clock edge defined by Memory_ClockEdge parameter ByteWE=Select signal for individual bytes

## RAMSE, RAMDE <br> Single/Dual Port Random Access Memory With Enable



RAMDE


RAMSE

The RAMSE and RAMDE are single and dual port random access memory with enable.
When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT).
When enable (EN) is Low and write enable (WE) is High, data (DIN) input is transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.
When enable (EN) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 1 | X | X | X | X | No Chg | No Chg |
| 0 | 0 | clk | addr | X | RAM(addr) | No Chg |
| 0 | 1 | clk | addr | data | data | RAM(addr) => data |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter

## Single/Dual Port Random Access Memory With Enable And Byte Write Enable



RAMDEB


RAMSEB

The RAMSEB and RAMDEB are single and dual port random access memory with enable and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles. When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low and write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data (DIN) input are transferred to the memory on the configured clock trigger, addressed by the input (ADDR) address bus.
When enable (EN) is Low, data output (DOUT) is always active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | WE | CLK | ADDR | DIN | DOUT | RAM Contents |  |
| 1 | X | X | X | X | No Chg | No Chg |  |
| 0 | 0 | clk | addr | X | RAM(ByteWE(addr)) | No Chg |  |
| 0 | 1 | clk | addr | data | data | RAM(ByteWE(addr)) => data |  |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter
ByteWE=Select signal for individual bytes

## RAMSR, RAMDR <br> Single/Dual Port Random Access Memory With Reset



RAMDR


RAMSR

The RAMSR and RAMDR are single and dual port random access memory with reset.

When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.
When write enable (WE) is High, data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.
When reset (RST) and write enable (WE) is Low, data output (DOUT) is active on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RST | WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 1 | 0 | clk | X | X | 0 | No Chg |
| 1 | 1 | clk | addr | data | 0 | RAM(addr) => data |
| 0 | 0 | clk | addr | X | RAM(addr) | No Chg |
| 0 | 1 | clk | addr | data | data | RAM(addr) => data |

addr=RAM address
RAM (addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter

RAMSRB, RAMDRB

## Single/Dual Port Random Access Memory With Reset And Byte Write Enable



RAMDRB


RAMSRB

The RAMSRB and RAMDRB are single and dual port random access memory with reset and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.
When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.
When write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.

When reset (RST) and write enable (WE) is Low, data output (DOUT) is active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.

Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.

Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RST | WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 1 | 0 | clk | X | X | 0 | No Chg |
| 1 | 1 | clk | addr | data | 0 | RAM(ByteWE(addr)) $=>$ data |
| 0 | 0 | clk | addr | X | RAM(ByteWE(addr)) | No Chg |
| 0 | 1 | clk | addr | data | data | RAM(ByteWE(addr)) $=>$ data |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter
ByteWE=Select signal for individual bytes

## RAMSRE, RAMDRE

## Single/Dual Port Random Access Memory With Enable and Reset



RAMDRE


RAMSRE

The RAMSRE and RAMDRE are single and dual port random access memory with enable and Reset.

When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT).
When enable (EN) is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.
When write enable (WE) is High, data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.
When enable (EN), reset (RST) and write enable (WE) is Low, data output (DOUT) is active on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.

Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | RST | WE | CLK | ADDR | DIN | DOUT | RAM Contents |  |
| 1 | X | X | X | X | X | No Chg | No Chg |  |
| 0 | 1 | 0 | clk | X | X | 0 | No Chg |  |
| 0 | 1 | 1 | clk | addr | data | 0 | RAM(addr) => data |  |
| 0 | 0 | 0 | clk | addr | X | RAM(addr) | No Chg |  |
| 0 | 0 | 1 | clk | addr | data | data | RAM(addr) => data |  |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter

## RAMSREB, RAMDREB <br> Single/Dual Port Random Access Memory With Enable, Reset And Byte Write Enable



RAMDREB


RAMSREB

The RAMSREB and RAMDREB are single and dual port random access memory with enable, reset and byte write enable. When the memory width spans multiple bytes, individual bytes of data can be accessed during the Read or Write cycles.
When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger.

When write enable (WE) is High, depending on the value of byte write enable (ByteWE), corresponding bytes of data input (DIN) can be transferred to memory on the defined clock trigger while reset is High or Low.
When enable (EN), reset (RST) and write enable (WE) is Low, data output (DOUT) is active, depending on the value of byte write enable (ByteWE), on the defined clock trigger and valid address (ADDR) input.
Data lengths and clock trigger is configurable by editing the following parameters found on the component properties:

Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

Memory_Width - This defines the data port size. It is set to DefinedBy=DIN. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DIN) input port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the ram content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | RST | WE | CLK | ADDR | DIN | DOUT | RAM Contents |
| 1 | X | X | X | X | X | No Chg | No Chg |
| 0 | 1 | 0 | clk | X | X | 0 | No Chg |
| 0 | 1 | 1 | clk | addr | data | 0 | RAM(ByteWE(addr)) => data |
| 0 | 0 | 0 | clk | addr | X | RAM(ByteWE(addr)) | No Chg |
| 0 | 0 | 1 | clk | addr | data | data | RAM(ByteWE(addr)) $=>$ data |

addr=RAM address
RAM(addr)=RAM contents at address ADDR
data=RAM input data
clk=Clock edge defined by Memory_ClockEdge parameter

## FPGA Generic Library Guide

ByteWE=Select signal for individual bytes

## ROMS, ROMD

## Single/Dual Port Read Only Memory



ROMD


ROMS

ROMS and ROMD are single and dual port read only memory. Data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.
Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:

Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.

Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the rom content to be initialized using a Hex (Intel format) file.

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| CLK | ADDR | DOUT | ROM Contents |
| clk | addr | ROM(addr) | No Chg |

addr=ROM address
ROM (addr)=ROM contents at address ADDR
$\mathrm{clk}=$ Clock edge defined by Memory_ClockEdge parameter

## ROMSE, ROMDE

Single/Dual Port Read Only Memory With Enable


ROMDE


ROMSE

ROMSE and ROMDE are single and dual port read only memory with enable. When enable (EN) is High, data transfer is disabled and no change occurs at data output (DOUT). When enable (EN) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.
Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

Memory_Width - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the rom content to be initialized using a Hex (Intel format) file.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| EN | CLK | ADDR | DOUT | ROM Contents |
| 1 | X | X | No Chg | No Chg |
| 0 | clk | addr | ROM(addr) | No Chg |

addr=ROM address
ROM(addr)=ROM contents at address ADDR
$\mathrm{clk}=$ Clock edge defined by Memory_ClockEdge parameter

ROMSR, ROMDR
Single/Dual Port Read Only Memory With Reset


ROMSR

ROMSR and ROMDR are single and dual port read only memory with reset. When reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger. When reset (RST) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.
Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.

Memory_Width - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the rom content to be initialized using a Hex (Intel format) file.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| RST | CLK | ADDR | DOUT | ROM Contents |
| 1 | clk | X | 0 | No Chg |
| 0 | clk | addr | ROM(addr) | No Chg |

addr=ROM address
ROM(addr)=ROM contents at address ADDR
clk=Clock edge defined by Memory_ClockEdge parameter

## ROMSRE, ROMDRE <br> Single/Dual Port Read Only Memory With Enable and Reset



ROMDRE


ROMSRE

ROMSE and ROMDE are single and dual port read only memory with enable. When enable (EN) is High, all control inputs are overridden. Data transfer is disabled and no change occurs at data output (DOUT). When enable is Low and reset (RST) is High, data output (DOUT) is cleared on the defined clock trigger. When enable (EN) and reset (RST) is Low, data output (DOUT) is always active on the defined clock trigger and valid address (ADDR) input.
Memory initialization, data lengths and clock trigger is configurable by editing the following parameter found on the component properties:
Memory_Depth - This defines the depth of memory. It is set to DefinedBy=ADDR by default. This allows automatic configuration of ram depth size depending on the size of the address bus connected on the address (ADDR) input port.
Memory_Width - This defines the data port size. It is set to DefinedBy=DOUT. This allows automatic configuration of ram data port size depending on the size of data bus connected to the data (DOUT) output port.
Memory_ClockEdge - This parameter can be set to Rising or Falling depending on your desired clock trigger. It is set to Rising by default.
Memory_ContentFile - This enables the rom content to be initialized using a Hex (Intel format) file.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN | RST | CLK | ADDR | DOUT | ROM Contents |
| 1 | X | X | X | No Chg | No Chg |
| 0 | 1 | clk | X | 0 | No Chg |
| 0 | 0 | clk | addr | ROM(addr) | No Chg |

addr=ROM address
ROM(addr)=ROM contents at address ADDR
$\mathrm{clk}=$ Clock edge defined by Memory_ClockEdge parameter

## SOP2_2, SOP2_3, SOP2_4, SOP4_2 <br> Sum of Products



Sum Of Products (SOP) provide common logic functions by NOR-gating the outputs of two or four AND functions. The function of each SOPs are described by the following equations:

## SOP2_2

$$
Y=(10 \bullet 11)+(12 \bullet 13)
$$

SOP2_3

$$
Y=\overline{(10 \bullet 11 \bullet 12)+(13 \bullet 14 \bullet 15)}
$$

SOP2_4

$$
Y=(10 \bullet|1 \bullet| 2 \bullet \mid 3)+(14 \bullet|5 \bullet| 6 \bullet \mid 7)
$$

SOP4_2

$$
Y=(10 \bullet 11)+(12 \bullet 13)+(14 \bullet 15)+(16 \bullet 17)
$$



SOP4_2B


SOP4_2S


SOP2_3S


SOP2_4S



SOP2_2S

SR4CE, SR8CE, SR16CE, SR32CE

## Serial-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear



SR4CEB


SR8CEB


SR16CEB


SR32CEB

SR4CE, SR8CE, SR16CE and SR32CE are respectively 4-bit, 8-bit, 16bit and 32-bit shift registers, with a shift-left serial input (SLI), parallel outputs (Q), clock enable (CE) and asynchronous clear (CLR) inputs. When High, the CLR input overrides all other inputs and resets the data outputs $(Q)$ to logic level zero. When CE is High and CLR is Low, the data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent Low-to-High clock transitions, when CE is High and CLR is Low, data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SLI $\rightarrow$ Q0, Q0 $\rightarrow$ Q1, Q1 $\rightarrow$ Q2, and so forth). The register ignores clock transitions when CE is Low.

Registers can be cascaded by connecting the last Q output (Q3 for SR4CE, Q7 for SR8CE, Q15 for SR16CE, or Q31 for SR32CE) of one stage to the SLI input of the next stage and connecting clock, CE, and CLR in parallel.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | CE | SLI | C | Q0 | Qz - Q1 |
| 1 | X | X | X | 0 | 0 |
| 0 | 0 | X | X | No Chg | No Chg |
| 0 | 1 | 1 | $\uparrow$ | 1 | $\mathrm{qn}-1$ |
| 0 | 1 | 0 | $\uparrow$ | 0 | $\mathrm{qn}-1$ |

$z=3$ for SR4CE; $z=7$ for SR8CE; $z=15$ for SR16CE; $z=31$ for SR32CE qn-1 = state of referenced output one setup time prior to active clock transition


SR4CES


SR8CES


SR16CES

SR4CLE, SR8CLE, SR16CLE, SR32CLE

## Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Asynchronous Clear



SR4CLEB


SR8CLEB


SR32CLEB

SR4CLE, SR8CLE, SR16CLE and SR32CLE are respectively 4-bit, 8-bit, 16-bit and 32 -bit shift registers with a shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and asynchronous clear (CLR). The register ignores clock transitions when L and CE are Low. When High, the asynchronous CLR pin overrides all other inputs and resets the data outputs ( $Q$ ) to logic level zero. When $L$ is High and CLR is Low, data on the Dn - D0 inputs is loaded into the corresponding Qn - Q0 bits of the register. When CE is High and L and CLR are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when CE is High and L and CLR are Low, the data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SLI $\rightarrow$ Q0, Q0 $\rightarrow$ Q1, Q1 $\rightarrow$ Q2, and so forth).
Registers can be cascaded by connecting the last Q output (Q3 for SR4CLE, Q7 for SR8CLE, Q15 for SR16CLE, or Q31 for SR32CLE) of one stage to the SLI input of the next stage and connecting clock, CE, L, and CLR inputs in parallel.

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | $\mathbf{L}$ | CE | SLI | Dn - D0 | C | Q0 | Qz- Q1 |  |
| 1 | X | X | X | X | X | 0 | 0 |  |
| 0 | 1 | X | X | $\mathrm{Dn}-\mathrm{D} 0$ | $\uparrow$ | D 0 | Dn |  |
| 0 | 0 | 1 | SLI | X | $\uparrow$ | SLI | $\mathrm{qn}-1$ |  |
| 0 | 0 | 0 | X | X | X | No Chg | No Chg |  |

$z=3$ for SR4CLE; $z=7$ for SR8CLE; $z=15$ for SR16CLE; $z=31$ for SR32CLE
qn-1 = state of referenced output one setup time prior to active clock transition

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| L |  |
| CE |  |
| C |  |
| CLR |  |

SR4CLES

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| L |  |
| CE |  |
| C |  |
| CLR |  |

SR16CLES

## SR4CLED, SR8CLED, SR16CLED, SR32CLED

## Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Asynchronous Clear



SR4CLEDB


SR8CLEDB


SR16CLEDB


SR32CLEDB

SR4CLED, SR8CLED, SR16CLED and SR32CLED are respectively 4-bit, 8-bit, 16- and 32-bit shift registers with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs (Q), and four control inputs: clock enable (CE), load enable (L), shift left/right (LEFT), and asynchronous clear (CLR). The register ignores clock transitions when CE and L are Low. When High, the asynchronous clear overrides all other inputs and resets the data outputs (Qn) to logic level zero. When $L$ is High and CLR is Low, the data on the $D$ inputs is loaded into the corresponding Q bits of the register. When CE is High and L and CLR are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on the SLI is loaded into Q0 during the Low-to-High clock transition and shifted left (to Q1, Q2, and so forth) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last Q output (Q3 for SR4CLED, Q7 for SR8CLED, Q15 for SR16CLED, or Q31 for SR32CLED) during the Low-to-High clock transition and shifted right (to Q2, Q1,... for SR4CLED; to Q6, Q5,... for SR8CLED; to Q14, Q13,... for SR16CLED and to Q30, Q29,... for SR32CLED) during subsequent clock transitions.

SR4CLED Truth Table

| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | L | CE | LEFT | SLI | SRI | D3 - D0 | C | Q0 | Q3 | Q2 - Q1 |  |
| 1 | X | X | X | X | X | X | X | 0 | 0 | 0 |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 3-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 3 | Dn |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 2 | $\mathrm{qn}-1$ |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |

$\mathrm{qn}-1$ and $\mathrm{qn}+1=$ state of referenced output one setup time prior to active clock transition

## SR8CLED Truth Table

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | L | CE | LEFT | SLI | SRI | D7 - D0 | C | Q0 | Q7 | Q6- Q1 |  |
| 1 | X | X | X | X | X | X | X | 0 | 0 | 0 |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 7-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 7 | Dn |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 6 | $\mathrm{qn}-1$ |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |

$\mathrm{qn}-1$ or $\mathrm{qn}+1=$ state of referenced output one setup time prior to active clock

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| SRI |  |
| L |  |
| LEFT |  |
| CE |  |
| C |  |
| CLR |  |

SR4CLEDS
transition

SR16CLED Truth Table

| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | L | CE | LEFT | SLI | SRI | D15 - D0 | C | Q0 | Q15 | Q14- Q1 |  |  |
| 1 | X | X | X | X | X | X | X | 0 | 0 | 0 |  |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 15-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 15 | Dn |  |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 14 | $\mathrm{qn}-1$ |  |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

## SR32CLED Truth Table

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLR | L | CE | LEFT | SLI | SRI | D31 - D0 | C | Q0 | Q31 | Q30 - Q1 |  |
| 1 | X | X | X | X | X | X | X | 0 | 0 | 0 |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 31-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 31 | Dn |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 30 | $\mathrm{qn}-1$ |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| SRI |  |
| L |  |
| LEFT |  |
| CE |  |
| $\rightarrow \mathrm{C}$ |  |
| CLR |  |

SR8CLEDS

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| SRI |  |
| L |  |
| LEFT |  |
| CE |  |
| C |  |
| CLR |  |

SR16CLEDS

## SR4RE, SR8RE, SR16RE, SR32RE <br> Serial-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset



SR4REB


SR8REB


SR16REB


SR32REB

SR4RE, SR8RE, SR16RE and SR32RE are respectively 4-bit, 8-bit, 16bit and 32-bit shift registers with shift-left serial input (SLI), parallel outputs (Qn), clock enable (CE), and synchronous reset (R) inputs. The R input, when High, overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs ( $Q$ ) to logic level zero. When CE is High and R is Low, the data on the SLI is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent Low-to-High clock transitions, when CE is High and $R$ is Low, data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SL $\rightarrow$ Q0, Q $\rightarrow$ Q1, Q $\rightarrow$ Q2, and so forth). The register ignores clock transitions when CE is Low.

Registers can be cascaded by connecting the last Q output (Q3 for SR4RE, Q7 for SR8RE, Q15 for SR16RE or Q31 for SR32RE) of one stage to the SLI input of the next stage and connecting clock, CE, and R in parallel.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{C E}$ | SLI | $\mathbf{C}$ | Q0 | $\mathbf{Q z - Q 1}$ |  |
| 1 | X | X | $\uparrow$ | 0 | 0 |  |
| 0 | 0 | X | X | No Chg | No Chg |  |
| 0 | 1 | 1 | $\uparrow$ | 1 | $\mathrm{qn}-1$ |  |
| 0 | 1 | 0 | $\uparrow$ | 0 | $\mathrm{qn}-1$ |  |

$z=3$ for SR4RE; $z=7$ for SR8RE; $z=15$ for SR16RE; $z=31$ for SR32RE
qn-1 = state of referenced output one setup time prior to active clock transition


## SR4RLE, SR8RLE, SR16RLE, SR32RLE <br> Loadable Serial/Parallel-In Parallel-Out Shift Registers with Clock Enable and Synchronous Reset



SR4RLEB


SR8RLEB


SR16RLEB

SR4RLE, SR8RLE, SR16RLE and SR32RLE are respectively 4-bit, 8-bit, 16-bit and 32-bit shift registers with shift-left serial input (SLI), parallel inputs (D), parallel outputs (Q), and three control inputs: clock enable (CE), load enable (L), and synchronous reset (R). The register ignores clock transitions when $L$ and CE are Low. When High the synchronous reset R overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs $(Q)$ to logic level zero. When $L$ is High and $R$ is Low during the Low-to-High clock transition, data on the D inputs is loaded into the corresponding Q bits of the register. When CE is High and $L$ and $R$ are Low, data on the SLI input is loaded into the first bit of the shift register during the Low-to-High clock (C) transition and appears on the Q0 output. During subsequent clock transitions, when CE is High and L and R are Low, the data is shifted to the next highest bit position as new data is loaded into Q0 (That is, SL $\rightarrow$ Q0, Q $\rightarrow$ Q1, Q $\rightarrow$ Q2, and so forth).

Registers can be cascaded by connecting the last Q output (Q3 for SR4RLE, Q7 for SR8RLE, 15 for SR16RLE or 31 for SR32RLE) of one stage to the SLI input of the next stage and connecting clock, CE, $L$, and $R$ inputs in parallel.

| Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |  |
| $\mathbf{R}$ | $\mathbf{L}$ | CE | SLI | $\mathbf{D z}-\mathbf{D 0}$ | $\mathbf{C}$ | Q0 | $\mathbf{Q z - Q 1}$ |
| 1 | X | X | X | X | $\uparrow$ | 0 | 0 |
| 0 | 1 | X | X | $\mathrm{Dz}-\mathrm{D} 0$ | $\uparrow$ | D 0 | Dn |
| 0 | 0 | 1 | SLI | X | $\uparrow$ | SLI | $\mathrm{qn}-1$ |
| 0 | 0 | 0 | X | X | X | No Chg | No Chg |

z = 3 for SR4RLE; $z=7$ for SR8RLE; $z=15$ for SR16RLE; $z=31$ for SR32RLE
qn-1 = state of referenced output one setup time prior to active clock transition


## SR4RLED, SR8RLED, SR16RLED, SR32RLED <br> Loadable Serial/Parallel-In Parallel-Out Bidirectional Shift Registers with Clock Enable and Synchronous Reset



SR4RLEDB


SR8RLEDB


SR16RLEDB


SR32RLEDB

SR4RLED, SR8RLED SR16RLED and SR32RLED are respectively 4-bit, 8-bit, 16-bit and 32-bit shift registers with shift-left (SLI) and shift-right (SRI) serial inputs, parallel inputs (D), parallel outputs $(Q)$ and four control inputs - clock enable (CE), load enable (L), shift left/right (LEFT), and synchronous reset (R). The register ignores clock transitions when CE and L are Low. When High, the synchronous reset $R$ overrides all other inputs during the Low-to-High clock (C) transition and resets the data outputs $(Q)$ to logic level zero. When $L$ is High and $R$ is Low during the Low-to-High clock transition, the data on the D inputs is loaded into the corresponding $Q$ bits of the register. When CE is High and $L$ and $R$ are Low, data is shifted right or left, depending on the state of the LEFT input. If LEFT is High, data on SLI is loaded into Q0 during the Low-to-High clock transition and shifted left (to Q1, Q2, and so forth) during subsequent clock transitions. If LEFT is Low, data on the SRI is loaded into the last Q output (Q3 for SR4RLED, Q7 for SR8RLED, Q15 for SR16RLED or Q31 for SR32RLED) during the Low-to-High clock transition and shifted right (to Q2, Q1,... for SR4RLED; to Q6, Q5,... for SR8RLED; to Q14, Q13,... for SR16RLED or to Q30, Q29,... for SR32RLED) during subsequent clock transitions.

SR4RLED

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | CE | LEFT | SLI | SRI | D3 - D0 | C | Q0 | Q3 | Q2 - Q1 |  |
| 1 | X | X | X | X | X | X | $\uparrow$ | 0 | 0 | 0 |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 3-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 3 | Dn |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 2 | $\mathrm{qn}-1$ |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

SR8RLED

| Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | CE | LEFT | SLI | SRI | D7- D0 | C | Q0 | Q7 | Q6- Q1 |  |
| 1 | X | X | X | X | X | X | $\uparrow$ | 0 | 0 | 0 |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 7-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 7 | Dn |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 6 | $\mathrm{qn}-1$ |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock


SR4RLEDS

transition

SR16RLED

| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | CE | LEFT | SLI | SRI | D15 - D0 | C | Q0 | Q15 | Q14 - Q1 |  |  |
| 1 | X | X | X | X | X | X | $\uparrow$ | 0 | 0 | 0 |  |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 15-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 15 | Dn |  |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 14 | $\mathrm{qn}-1$ |  |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

SR32RLED

| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R}$ | $\mathbf{L}$ | CE | LEFT | SLI | SRI | D31 - D0 | C | Q0 | Q31 | Q30 - Q1 |  |  |
| 1 | X | X | X | X | X | X | $\uparrow$ | 0 | 0 | 0 |  |  |
| 0 | 1 | X | X | X | X | $\mathrm{D} 31-\mathrm{D} 0$ | $\uparrow$ | D 0 | D 31 | Dn |  |  |
| 0 | 0 | 0 | X | X | X | X | X | No Chg | No Chg | No Chg |  |  |
| 0 | 0 | 1 | 1 | SLI | X | X | $\uparrow$ | SLI | q 30 | $\mathrm{qn}-1$ |  |  |
| 0 | 0 | 1 | 0 | X | SRI | X | $\uparrow$ | q 1 | SRI | $\mathrm{qn}+1$ |  |  |

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition

| SLI |  |
| :---: | :---: |
| D0 | Q0 |
| D1 | Q1 |
| D2 | Q2 |
| D3 | Q3 |
| D4 | Q4 |
| D5 | Q5 |
| D6 | Q6 |
| D7 | Q7 |
| D8 | Q8 |
| D9 | Q9 |
| D10 | Q10 |
| D11 | Q11 |
| D12 | Q12 |
| D13 | Q13 |
| D14 | Q14 |
| D15 | Q15 |
| SRI |  |
| L |  |
| LEFT |  |
| CE |  |
| $\rightarrow \mathrm{C}$ |  |
| R |  |

[^3]
## TCZO

## True/Complement, Zero/One Element

| $\begin{array}{ll} \text { A } & \text { Y } \\ \text { B } & \end{array}$ | $\sim$ | $\begin{aligned} & \text { ZO } \\ & \text { ) or } \end{aligned}$ |  | ue signal dependi |
| :---: | :---: | :---: | :---: | :---: |
| Tczo |  | Inputs |  | Output |
|  |  | B | C | Y |
|  |  | 0 | 0 | $\overline{\mathrm{A}}$ |
|  |  | 0 | 1 | A |
|  |  | 1 | 0 | 1 |
|  |  | 1 | 1 | 0 |

## XNOR (Exclusive-NOR) Gates



XNOR2B


XNOR2N1B


XNOR2N2B


XNOR3B


XNOR3N1B

| Input | Output |
| :---: | :---: |
| $\mathbf{I 0} \ldots \mathbf{I n - 1}$ | $\mathbf{0}$ |
| odd number of 1 | 0 |
| even number of 1 | 1 |



XNOR3N2B


XNOR3N3B


XNOR4B


XNOR4N1B

XNOR4N2B

XNOR5N1B

XNOR9B

XNOR2N1S



XNOR5N2B


XNOR6B


XNOR12B

XNOR3N3S


XNOR4N3B


XNOR2N2S



XNOR4N4B


XNOR5N3B


XNOR7B


XNOR16B


XNOR2S


XNOR4N4S


XNOR5B

XNOR5N4B


XNOR8B


XNOR32B


XNOR3N1S


XNOR4N1S


XNOR4S


XNOR5N1S


XNOR5N5S


XNOR5N2S


XNOR5S


XNOR5N3S


XNOR6S


XNOR12S



XNOR5N4S


XNOR7S


XNOR8S


XNOR9S


XNOR16S

## XOR2 - 32

XOR (Exclusive-OR) Gates


XOR2B


XOR2N1B


XOR2N2B


XOR3B


XOR3N1B


XOR3N2B


XOR3N3B


XOR4B


XOR4N1B



XOR5N1S


XOR5N5S


XOR5N2S


XOR5S


XOR9S


XOR5N3S


XOR6S


XOR12S


XOR5N4S


XOR7S


XOR8S


XOR16S

## Revision History

| Date | Version No. | Revision |
| :--- | :--- | :--- |
| 25-Jan-2004 | 1.0 | New product release |
| 6-May-2004 | 2.0 | Service pack 1 release <br> • Details new components for 32-bit versions plus <br> additions to Arithmetic Function, Decoder, Encoder, <br> Memory, Multiplexer and Shifter. <br> Various naming conventions, page titles, descriptions, <br> truth-tables and symbols revised. |
| 9-Dec-2004 | 2.2 | Service pack 2 release <br> New components added: CLKMAN_1, 2, 3, 4 |
| 29-Apr-2005 | 2.201 | Demultiplexer output states changed from 'Don't Care' to <br> 'Low' |
| 6-Jun-2005 | 2.202 | Service pack 4 release <br> Byte addressable RAMs added <br> Demultiplexer symbols changed |

Software, hardware, documentation and related materials:
Copyright © 2004 Altium Limited.
All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. Altium, CAMtastic, Design Explorer, DXP, LiveDesign, NanoBoard, NanoTalk, Nexar, nVisage, CircuitStudio, P-CAD, Protel, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.


[^0]:    BRLSHFT8 - 8-bit barrel shifters

[^1]:    E8 3S

[^2]:    $\mathrm{IA}[15.0]=\mathrm{O}$

    J16B2_32B

[^3]:    SR16RLEDS

