Blame view

fpga/FPGA_projet/ProjectOutputs/Default - All Constraints/fpga_projet_map.map 18.1 KB
ebafc595   csaad   mise à jour fichi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
  Release 14.3 Map P.40xd (nt64)
  Xilinx Map Application Log File for Design 'FPGA_projet'
  
  Design Information
  ------------------
  Command Line   : map -p XC3S1500-FG676-4 -pr b -tx off -c 100 -t 1 -u

  -ignore_keep_hierarchy -o fpga_projet_map.ncd fpga_projet.ngd 
  Target Device  : xc3s1500
  Target Package : fg676
  Target Speed   : -4
  Mapper Version : spartan3 -- $Revision: 1.55 $
  Mapped Date    : Wed May 17 18:19:11 2017
  
  WARNING:Map:124 - The command line option -t can only be used when running in

     timing mode (-timing option).  The option will be ignored.
  WARNING:Map:210 - The -tx switch is not supported for this architecture, and

     will be ignored.
  Mapping design into LUTs...
  WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX

     symbol "physical_group_n2j/n2j" (output signal=n2j) has a mix of clock and

     non-clock loads. The non-clock loads are:
     Pin I0 of U3/U_FREQ/freq_sig_m2_am
     Pin I0 of U3/U_FREQ/divisor_5_0_component_c0/clkd
     Pin I0 of U3/U_FREQ/divisor_5_0_component_c0/clko
  Writing file fpga_projet_map.ngm...
  Running directed packing...
  WARNING:Pack:266 - The function generator U5/TAP1/tapstate_r__not_0 failed to

     merge with F5 multiplexer U5/TAP1/i223.  Tried to combine two collections of

     symbols from different positions within the same layer.  The design will

     exhibit suboptimal timing.
  WARNING:Pack:266 - The function generator U5/TAP1/tapstate_r__not_0 failed to

     merge with F5 multiplexer U5/TAP1/i224.  Unable to resolve the conflicts

     between two or more collections of symbols which have restrictive placement

     or routing requirements.  The original symbols are:
     	MUXF5 symbol "U5/TAP1/i224" (Output Signal = U5/TAP1/n237)
     	LUT symbol "U5/TAP1/tapstate_r__not_0" (Output Signal =

     U5/TAP1/tapstate_r__not_0)
     	MUXF5 symbol "U5/TAP1/i222" (Output Signal = U5/TAP1/n235)
     Failure 1:  Unable to combine the following symbols into a single slice.
     	MUXF5 symbol "U5/TAP1/i224" (Output Signal = U5/TAP1/n237)
     	MUXF5 symbol "U5/TAP1/i222" (Output Signal = U5/TAP1/n235)
     	LUT symbol "U5/TAP1/tapstate_r__not_0" (Output Signal =

     U5/TAP1/tapstate_r__not_0)
     There is more than one F5MUX.
     Failure 2:  Unable to combine the following symbols into a single slice.
     	MUXF6 symbol "U5/TAP1/i227" (Output Signal = U5/TAP1/n240)
     	MUXF5 symbol "U5/TAP1/i225" (Output Signal = U5/TAP1/n238)
     	MUXF6 symbol "U5/TAP1/i226" (Output Signal = U5/TAP1/n239)
     	MUXF5 symbol "U5/TAP1/i223" (Output Signal = U5/TAP1/n236)
     There is more than one MUXF6.
       The design will exhibit suboptimal timing.
  Running delay-based LUT packing...
  Running related packing...
  Updating timing models...
  Writing design file "fpga_projet_map.ncd"...
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c9 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c10 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c1 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c4 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c5 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c3 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c7 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c8 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c6 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c0 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net U3/U_FREQ/clk_div_c2 is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net

     U3/U_FREQ/divisor_9_0_component_c8/u1_s is sourced by a combinatorial pin.

     This is not good design practice. Use the CE pin to control the loading of

     data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net

     U3/U_FREQ/divisor_25_0_component_c9/u1_s is sourced by a combinatorial pin.

     This is not good design practice. Use the CE pin to control the loading of

     data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net PinSignal_U8_TC is sourced

     by a combinatorial pin. This is not good design practice. Use the CE pin to

     control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:372 - Gated clock. Clock net PinSignal_U3_FREQ is

     sourced by a combinatorial pin. This is not good design practice. Use the CE

     pin to control the loading of data into the flip-flop.
  WARNING:PhysDesignRules:367 - The signal <U3/TDO_ENABLE> is incomplete. The

     signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/TAP1/exit1dr> is incomplete. The

     signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_11> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_10> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_13> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_12> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_21> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_20> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_15> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_14> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_23> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_22> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_31> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_30> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_17> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_16> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_25> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_24> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_19> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_18> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_27> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_26> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_29> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_28> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_11> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_10> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_13> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_12> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_15> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_14> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/TAP1/reset> is incomplete. The

     signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_11> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_10> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_13> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_12> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_15> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_14> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U7/CEO> is incomplete. The signal does

     not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_1> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_0> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_3> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_2> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_5> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_4> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_7> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_6> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_9> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Length/regout_8> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterInput_Value/regout_0> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_1> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_0> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_3> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_2> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_5> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_4> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_7> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_6> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_9> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterConfiguration/regout_8> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_1> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_0> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_3> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_2> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_5> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_4> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_7> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_6> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_9> is

     incomplete. The signal does not drive any load pins in the design.
  WARNING:PhysDesignRules:367 - The signal <U5/RegisterOutput_Length/regout_8> is

     incomplete. The signal does not drive any load pins in the design.
  
  Design Summary
  --------------
  
  Design Summary:
  Number of errors:      0
  Number of warnings:   89
  Logic Utilization:
    Number of Slice Flip Flops:           463 out of  26,624    1%
    Number of 4 input LUTs:               437 out of  26,624    1%
  Logic Distribution:
    Number of occupied Slices:            343 out of  13,312    2%
      Number of Slices containing only related logic:     343 out of     343 100%
      Number of Slices containing unrelated logic:          0 out of     343   0%
        *See NOTES below for an explanation of the effects of unrelated logic.
    Total Number of 4 input LUTs:         449 out of  26,624    1%
      Number used as logic:               437
      Number used as a route-thru:         12
  
    The Slice Logic Distribution report is not meaningful if the design is
    over-mapped for a non-slice resource or if Placement fails.
  
    Number of bonded IOBs:                  7 out of     487    1%
      IOB Flip Flops:                       2
    Number of BUFGMUXs:                     2 out of       8   25%
  
  Average Fanout of Non-Clock Nets:                3.01
  
  Peak Memory Usage:  281 MB
  Total REAL time to MAP completion:  2 secs 
  Total CPU time to MAP completion:   2 secs 
  
  NOTES:
  
     Related logic is defined as being logic that shares connectivity - e.g. two
     LUTs are "related" if they share common inputs.  When assembling slices,
     Map gives priority to combine logic that is related.  Doing so results in
     the best timing performance.
  
     Unrelated logic shares no connectivity.  Map will only begin packing
     unrelated logic into a slice once 99% of the slices are occupied through
     related logic packing.
  
     Note that once logic distribution reaches the 99% level through related
     logic packing, this does not mean the device is completely utilized.
     Unrelated logic packing will then begin, continuing until all usable LUTs
     and FFs are occupied.  Depending on your timing budget, increased levels of
     unrelated logic packing may adversely affect the overall timing performance
     of your design.
  
  Mapping completed.
  See MAP report file "fpga_projet_map.mrp" for details.