Blame view

fpga/FPGA_projet/ProjectOutputs/Default - All Constraints/Configurable_U6.VHD 1.04 KB
ebafc595   csaad   mise à jour fichi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
  --------------------------------------------------------------------------------

  LIBRARY IEEE;

  USE IEEE.Std_Logic_1164.all;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ENTITY Configurable_U6 IS

    PORT(

        I0 : IN std_logic;

        I1 : IN std_logic;

        I2 : IN std_logic;

        I3 : IN std_logic;

        I4 : IN std_logic;

        I5 : IN std_logic;

        I6 : IN std_logic;

        I7 : IN std_logic;

        O : OUT std_logic_vector(7 downto 0)

    );

  END Configurable_U6;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ARCHITECTURE structure OF Configurable_U6 IS

  BEGIN

      O(0) <= I0;

      O(1) <= I1;

      O(2) <= I2;

      O(3) <= I3;

      O(4) <= I4;

      O(5) <= I5;

      O(6) <= I6;

      O(7) <= I7;

  END structure;

  --------------------------------------------------------------------------------