Blame view

fpga/FPGA_projet/ProjectOutputs/Default - All Constraints/Configurable_U2.VHD 958 Bytes
ebafc595   csaad   mise à jour fichi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
  --------------------------------------------------------------------------------

  LIBRARY IEEE;

  USE IEEE.Std_Logic_1164.all;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ENTITY Configurable_U2 IS

    PORT(

        D_B : IN std_logic_vector(7 downto 0):=(OTHERS => 'U');

        Q_B : OUT std_logic_vector(7 downto 0) := (Others=>'0');

        C : IN std_logic:='U'

    );

  END Configurable_U2;

  --------------------------------------------------------------------------------

  

  --------------------------------------------------------------------------------

  ARCHITECTURE structure OF Configurable_U2 IS

  BEGIN

      PROCESS(C)

      BEGIN

          IF ( C'Event and C = '1' ) THEN

              Q_B <= D_B;

          END IF;

      END PROCESS;

  END structure;

  --------------------------------------------------------------------------------