Blame view

RIOT/cpu/cc26x0/include/cc26x0_wdt.h 1.13 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
  /*
   * Copyright (C) 2016 Leon George
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup         cpu_cc26x0_definitions
   * @{
   *
   * @file
   * @brief           CC26x0 WDT register definitions
   */
  
  #ifndef CC26X0_WDT_H
  #define CC26X0_WDT_H
  
  #include <cc26x0.h>
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  
  /**
   * WDT registers
   */
  typedef struct {
      reg32_t LOAD; /**< config */
      reg32_t VALUE; /**< current count value */
      reg32_t CTL; /**< control */
      reg32_t ICR; /**< interrupt clear */
      reg32_t RIS; /**< raw interrupt status */
      reg32_t MIS; /**< masked interrupt status */
      reg32_t TEST; /**< test mode */
      reg32_t INT_CAUS; /**< interrupt cause test mode */
      reg32_t LOCK; /**< lock */
  } wdt_regs_t;
  
  /** @ingroup cpu_specific_peripheral_memory_map
    * @{
    */
  #define WDT_BASE      0x40080000 /**< WDT base address */
  /*@}*/
  
  #define WDT           ((wdt_regs_t *) (WDT_BASE)) /**< WDT register bank */
  
  #ifdef __cplusplus
  } /* end extern "C" */
  #endif
  
  #endif /* CC26X0_WDT_H */
  
  /*@}*/