Blame view

RIOT/cpu/stellaris_common/include/vendor/hw_nvic.h 90.5 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
  //*****************************************************************************
  //
  // hw_nvic.h - Macros used when accessing the NVIC hardware.
  //
  // Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
  // Software License Agreement
  //
  //   Redistribution and use in source and binary forms, with or without
  //   modification, are permitted provided that the following conditions
  //   are met:
  //
  //   Redistributions of source code must retain the above copyright
  //   notice, this list of conditions and the following disclaimer.
  //
  //   Redistributions in binary form must reproduce the above copyright
  //   notice, this list of conditions and the following disclaimer in the
  //   documentation and/or other materials provided with the
  //   distribution.
  //
  //   Neither the name of Texas Instruments Incorporated nor the names of
  //   its contributors may be used to endorse or promote products derived
  //   from this software without specific prior written permission.
  //
  // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  //
  // This is part of revision 9453 of the Stellaris Firmware Development Package.
  //
  //*****************************************************************************
  
  #ifndef STELLARIS_HW_NVIC_H
  #define STELLARIS_HW_NVIC_H
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  //*****************************************************************************
  //
  // The following are defines for the NVIC register addresses.
  //
  //*****************************************************************************
  #define NVIC_INT_TYPE           0xE000E004  // Interrupt Controller Type Reg
  #define NVIC_ACTLR              0xE000E008  // Auxiliary Control
  #define NVIC_ST_CTRL            0xE000E010  // SysTick Control and Status
                                              // Register
  #define NVIC_ST_RELOAD          0xE000E014  // SysTick Reload Value Register
  #define NVIC_ST_CURRENT         0xE000E018  // SysTick Current Value Register
  #define NVIC_ST_CAL             0xE000E01C  // SysTick Calibration Value Reg
  #define NVIC_EN0                0xE000E100  // Interrupt 0-31 Set Enable
  #define NVIC_EN1                0xE000E104  // Interrupt 32-54 Set Enable
  #define NVIC_EN2                0xE000E108  // Interrupt 64-95 Set Enable
  #define NVIC_EN3                0xE000E10C  // Interrupt 96-127 Set Enable
  #define NVIC_EN4                0xE000E110  // Interrupt 128-131 Set Enable
  #define NVIC_DIS0               0xE000E180  // Interrupt 0-31 Clear Enable
  #define NVIC_DIS1               0xE000E184  // Interrupt 32-54 Clear Enable
  #define NVIC_DIS2               0xE000E188  // Interrupt 64-95 Clear Enable
  #define NVIC_DIS3               0xE000E18C  // Interrupt 96-127 Clear Enable
  #define NVIC_DIS4               0xE000E190  // Interrupt 128-131 Clear Enable
  #define NVIC_PEND0              0xE000E200  // Interrupt 0-31 Set Pending
  #define NVIC_PEND1              0xE000E204  // Interrupt 32-54 Set Pending
  #define NVIC_PEND2              0xE000E208  // Interrupt 64-95 Set Pending
  #define NVIC_PEND3              0xE000E20C  // Interrupt 96-127 Set Pending
  #define NVIC_PEND4              0xE000E210  // Interrupt 128-131 Set Pending
  #define NVIC_UNPEND0            0xE000E280  // Interrupt 0-31 Clear Pending
  #define NVIC_UNPEND1            0xE000E284  // Interrupt 32-54 Clear Pending
  #define NVIC_UNPEND2            0xE000E288  // Interrupt 64-95 Clear Pending
  #define NVIC_UNPEND3            0xE000E28C  // Interrupt 96-127 Clear Pending
  #define NVIC_UNPEND4            0xE000E290  // Interrupt 128-131 Clear Pending
  #define NVIC_ACTIVE0            0xE000E300  // Interrupt 0-31 Active Bit
  #define NVIC_ACTIVE1            0xE000E304  // Interrupt 32-54 Active Bit
  #define NVIC_ACTIVE2            0xE000E308  // Interrupt 64-95 Active Bit
  #define NVIC_ACTIVE3            0xE000E30C  // Interrupt 96-127 Active Bit
  #define NVIC_ACTIVE4            0xE000E310  // Interrupt 128-131 Active Bit
  #define NVIC_PRI0               0xE000E400  // Interrupt 0-3 Priority
  #define NVIC_PRI1               0xE000E404  // Interrupt 4-7 Priority
  #define NVIC_PRI2               0xE000E408  // Interrupt 8-11 Priority
  #define NVIC_PRI3               0xE000E40C  // Interrupt 12-15 Priority
  #define NVIC_PRI4               0xE000E410  // Interrupt 16-19 Priority
  #define NVIC_PRI5               0xE000E414  // Interrupt 20-23 Priority
  #define NVIC_PRI6               0xE000E418  // Interrupt 24-27 Priority
  #define NVIC_PRI7               0xE000E41C  // Interrupt 28-31 Priority
  #define NVIC_PRI8               0xE000E420  // Interrupt 32-35 Priority
  #define NVIC_PRI9               0xE000E424  // Interrupt 36-39 Priority
  #define NVIC_PRI10              0xE000E428  // Interrupt 40-43 Priority
  #define NVIC_PRI11              0xE000E42C  // Interrupt 44-47 Priority
  #define NVIC_PRI12              0xE000E430  // Interrupt 48-51 Priority
  #define NVIC_PRI13              0xE000E434  // Interrupt 52-55 Priority
  #define NVIC_PRI14              0xE000E438  // Interrupt 56-59 Priority
  #define NVIC_PRI15              0xE000E43C  // Interrupt 60-63 Priority
  #define NVIC_PRI16              0xE000E440  // Interrupt 64-67 Priority
  #define NVIC_PRI17              0xE000E444  // Interrupt 68-71 Priority
  #define NVIC_PRI18              0xE000E448  // Interrupt 72-75 Priority
  #define NVIC_PRI19              0xE000E44C  // Interrupt 76-79 Priority
  #define NVIC_PRI20              0xE000E450  // Interrupt 80-83 Priority
  #define NVIC_PRI21              0xE000E454  // Interrupt 84-87 Priority
  #define NVIC_PRI22              0xE000E458  // Interrupt 88-91 Priority
  #define NVIC_PRI23              0xE000E45C  // Interrupt 92-95 Priority
  #define NVIC_PRI24              0xE000E460  // Interrupt 96-99 Priority
  #define NVIC_PRI25              0xE000E464  // Interrupt 100-103 Priority
  #define NVIC_PRI26              0xE000E468  // Interrupt 104-107 Priority
  #define NVIC_PRI27              0xE000E46C  // Interrupt 108-111 Priority
  #define NVIC_PRI28              0xE000E470  // Interrupt 112-115 Priority
  #define NVIC_PRI29              0xE000E474  // Interrupt 116-119 Priority
  #define NVIC_PRI30              0xE000E478  // Interrupt 120-123 Priority
  #define NVIC_PRI31              0xE000E47C  // Interrupt 124-127 Priority
  #define NVIC_PRI32              0xE000E480  // Interrupt 128-131 Priority
  #define NVIC_PRI33              0xE000E484  // Interrupt 132-135 Priority
  #define NVIC_PRI34              0xE000E488  // Interrupt 136-138 Priority
  #define NVIC_CPUID              0xE000ED00  // CPU ID Base
  #define NVIC_INT_CTRL           0xE000ED04  // Interrupt Control and State
  #define NVIC_VTABLE             0xE000ED08  // Vector Table Offset
  #define NVIC_APINT              0xE000ED0C  // Application Interrupt and Reset
                                              // Control
  #define NVIC_SYS_CTRL           0xE000ED10  // System Control
  #define NVIC_CFG_CTRL           0xE000ED14  // Configuration and Control
  #define NVIC_SYS_PRI1           0xE000ED18  // System Handler Priority 1
  #define NVIC_SYS_PRI2           0xE000ED1C  // System Handler Priority 2
  #define NVIC_SYS_PRI3           0xE000ED20  // System Handler Priority 3
  #define NVIC_SYS_HND_CTRL       0xE000ED24  // System Handler Control and State
  #define NVIC_FAULT_STAT         0xE000ED28  // Configurable Fault Status
  #define NVIC_HFAULT_STAT        0xE000ED2C  // Hard Fault Status
  #define NVIC_DEBUG_STAT         0xE000ED30  // Debug Status Register
  #define NVIC_MM_ADDR            0xE000ED34  // Memory Management Fault Address
  #define NVIC_FAULT_ADDR         0xE000ED38  // Bus Fault Address
  #define NVIC_CPAC               0xE000ED88  // Coprocessor Access Control
  #define NVIC_MPU_TYPE           0xE000ED90  // MPU Type
  #define NVIC_MPU_CTRL           0xE000ED94  // MPU Control
  #define NVIC_MPU_NUMBER         0xE000ED98  // MPU Region Number
  #define NVIC_MPU_BASE           0xE000ED9C  // MPU Region Base Address
  #define NVIC_MPU_ATTR           0xE000EDA0  // MPU Region Attribute and Size
  #define NVIC_MPU_BASE1          0xE000EDA4  // MPU Region Base Address Alias 1
  #define NVIC_MPU_ATTR1          0xE000EDA8  // MPU Region Attribute and Size
                                              // Alias 1
  #define NVIC_MPU_BASE2          0xE000EDAC  // MPU Region Base Address Alias 2
  #define NVIC_MPU_ATTR2          0xE000EDB0  // MPU Region Attribute and Size
                                              // Alias 2
  #define NVIC_MPU_BASE3          0xE000EDB4  // MPU Region Base Address Alias 3
  #define NVIC_MPU_ATTR3          0xE000EDB8  // MPU Region Attribute and Size
                                              // Alias 3
  #define NVIC_DBG_CTRL           0xE000EDF0  // Debug Control and Status Reg
  #define NVIC_DBG_XFER           0xE000EDF4  // Debug Core Reg. Transfer Select
  #define NVIC_DBG_DATA           0xE000EDF8  // Debug Core Register Data
  #define NVIC_DBG_INT            0xE000EDFC  // Debug Reset Interrupt Control
  #define NVIC_SW_TRIG            0xE000EF00  // Software Trigger Interrupt
  #define NVIC_FPCC               0xE000EF34  // Floating-Point Context Control
  #define NVIC_FPCA               0xE000EF38  // Floating-Point Context Address
  #define NVIC_FPDSC              0xE000EF3C  // Floating-Point Default Status
                                              // Control
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_INT_TYPE register.
  //
  //*****************************************************************************
  #define NVIC_INT_TYPE_LINES_M   0x0000001F  // Number of interrupt lines (x32)
  #define NVIC_INT_TYPE_LINES_S   0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTLR register.
  //
  //*****************************************************************************
  #define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating
                                              // Point
  #define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL
  #define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding
  #define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer
  #define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple
                                              // Cycle Instructions
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ST_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag
  #define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source
  #define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable
  #define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ST_RELOAD register.
  //
  //*****************************************************************************
  #define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value
  #define NVIC_ST_RELOAD_S        0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ST_CURRENT
  // register.
  //
  //*****************************************************************************
  #define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value
  #define NVIC_ST_CURRENT_S       0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ST_CAL register.
  //
  //*****************************************************************************
  #define NVIC_ST_CAL_NOREF       0x80000000  // No reference clock
  #define NVIC_ST_CAL_SKEW        0x40000000  // Clock skew
  #define NVIC_ST_CAL_ONEMS_M     0x00FFFFFF  // 1ms reference value
  #define NVIC_ST_CAL_ONEMS_S     0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_EN0 register.
  //
  //*****************************************************************************
  #define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable
  #define NVIC_EN0_INT0           0x00000001  // Interrupt 0 enable
  #define NVIC_EN0_INT1           0x00000002  // Interrupt 1 enable
  #define NVIC_EN0_INT2           0x00000004  // Interrupt 2 enable
  #define NVIC_EN0_INT3           0x00000008  // Interrupt 3 enable
  #define NVIC_EN0_INT4           0x00000010  // Interrupt 4 enable
  #define NVIC_EN0_INT5           0x00000020  // Interrupt 5 enable
  #define NVIC_EN0_INT6           0x00000040  // Interrupt 6 enable
  #define NVIC_EN0_INT7           0x00000080  // Interrupt 7 enable
  #define NVIC_EN0_INT8           0x00000100  // Interrupt 8 enable
  #define NVIC_EN0_INT9           0x00000200  // Interrupt 9 enable
  #define NVIC_EN0_INT10          0x00000400  // Interrupt 10 enable
  #define NVIC_EN0_INT11          0x00000800  // Interrupt 11 enable
  #define NVIC_EN0_INT12          0x00001000  // Interrupt 12 enable
  #define NVIC_EN0_INT13          0x00002000  // Interrupt 13 enable
  #define NVIC_EN0_INT14          0x00004000  // Interrupt 14 enable
  #define NVIC_EN0_INT15          0x00008000  // Interrupt 15 enable
  #define NVIC_EN0_INT16          0x00010000  // Interrupt 16 enable
  #define NVIC_EN0_INT17          0x00020000  // Interrupt 17 enable
  #define NVIC_EN0_INT18          0x00040000  // Interrupt 18 enable
  #define NVIC_EN0_INT19          0x00080000  // Interrupt 19 enable
  #define NVIC_EN0_INT20          0x00100000  // Interrupt 20 enable
  #define NVIC_EN0_INT21          0x00200000  // Interrupt 21 enable
  #define NVIC_EN0_INT22          0x00400000  // Interrupt 22 enable
  #define NVIC_EN0_INT23          0x00800000  // Interrupt 23 enable
  #define NVIC_EN0_INT24          0x01000000  // Interrupt 24 enable
  #define NVIC_EN0_INT25          0x02000000  // Interrupt 25 enable
  #define NVIC_EN0_INT26          0x04000000  // Interrupt 26 enable
  #define NVIC_EN0_INT27          0x08000000  // Interrupt 27 enable
  #define NVIC_EN0_INT28          0x10000000  // Interrupt 28 enable
  #define NVIC_EN0_INT29          0x20000000  // Interrupt 29 enable
  #define NVIC_EN0_INT30          0x40000000  // Interrupt 30 enable
  #define NVIC_EN0_INT31          0x80000000  // Interrupt 31 enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_EN1 register.
  //
  //*****************************************************************************
  #define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable
  #define NVIC_EN1_INT32          0x00000001  // Interrupt 32 enable
  #define NVIC_EN1_INT33          0x00000002  // Interrupt 33 enable
  #define NVIC_EN1_INT34          0x00000004  // Interrupt 34 enable
  #define NVIC_EN1_INT35          0x00000008  // Interrupt 35 enable
  #define NVIC_EN1_INT36          0x00000010  // Interrupt 36 enable
  #define NVIC_EN1_INT37          0x00000020  // Interrupt 37 enable
  #define NVIC_EN1_INT38          0x00000040  // Interrupt 38 enable
  #define NVIC_EN1_INT39          0x00000080  // Interrupt 39 enable
  #define NVIC_EN1_INT40          0x00000100  // Interrupt 40 enable
  #define NVIC_EN1_INT41          0x00000200  // Interrupt 41 enable
  #define NVIC_EN1_INT42          0x00000400  // Interrupt 42 enable
  #define NVIC_EN1_INT43          0x00000800  // Interrupt 43 enable
  #define NVIC_EN1_INT44          0x00001000  // Interrupt 44 enable
  #define NVIC_EN1_INT45          0x00002000  // Interrupt 45 enable
  #define NVIC_EN1_INT46          0x00004000  // Interrupt 46 enable
  #define NVIC_EN1_INT47          0x00008000  // Interrupt 47 enable
  #define NVIC_EN1_INT48          0x00010000  // Interrupt 48 enable
  #define NVIC_EN1_INT49          0x00020000  // Interrupt 49 enable
  #define NVIC_EN1_INT50          0x00040000  // Interrupt 50 enable
  #define NVIC_EN1_INT51          0x00080000  // Interrupt 51 enable
  #define NVIC_EN1_INT52          0x00100000  // Interrupt 52 enable
  #define NVIC_EN1_INT53          0x00200000  // Interrupt 53 enable
  #define NVIC_EN1_INT54          0x00400000  // Interrupt 54 enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_EN2 register.
  //
  //*****************************************************************************
  #define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_EN3 register.
  //
  //*****************************************************************************
  #define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_EN4 register.
  //
  //*****************************************************************************
  #define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DIS0 register.
  //
  //*****************************************************************************
  #define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable
  #define NVIC_DIS0_INT0          0x00000001  // Interrupt 0 disable
  #define NVIC_DIS0_INT1          0x00000002  // Interrupt 1 disable
  #define NVIC_DIS0_INT2          0x00000004  // Interrupt 2 disable
  #define NVIC_DIS0_INT3          0x00000008  // Interrupt 3 disable
  #define NVIC_DIS0_INT4          0x00000010  // Interrupt 4 disable
  #define NVIC_DIS0_INT5          0x00000020  // Interrupt 5 disable
  #define NVIC_DIS0_INT6          0x00000040  // Interrupt 6 disable
  #define NVIC_DIS0_INT7          0x00000080  // Interrupt 7 disable
  #define NVIC_DIS0_INT8          0x00000100  // Interrupt 8 disable
  #define NVIC_DIS0_INT9          0x00000200  // Interrupt 9 disable
  #define NVIC_DIS0_INT10         0x00000400  // Interrupt 10 disable
  #define NVIC_DIS0_INT11         0x00000800  // Interrupt 11 disable
  #define NVIC_DIS0_INT12         0x00001000  // Interrupt 12 disable
  #define NVIC_DIS0_INT13         0x00002000  // Interrupt 13 disable
  #define NVIC_DIS0_INT14         0x00004000  // Interrupt 14 disable
  #define NVIC_DIS0_INT15         0x00008000  // Interrupt 15 disable
  #define NVIC_DIS0_INT16         0x00010000  // Interrupt 16 disable
  #define NVIC_DIS0_INT17         0x00020000  // Interrupt 17 disable
  #define NVIC_DIS0_INT18         0x00040000  // Interrupt 18 disable
  #define NVIC_DIS0_INT19         0x00080000  // Interrupt 19 disable
  #define NVIC_DIS0_INT20         0x00100000  // Interrupt 20 disable
  #define NVIC_DIS0_INT21         0x00200000  // Interrupt 21 disable
  #define NVIC_DIS0_INT22         0x00400000  // Interrupt 22 disable
  #define NVIC_DIS0_INT23         0x00800000  // Interrupt 23 disable
  #define NVIC_DIS0_INT24         0x01000000  // Interrupt 24 disable
  #define NVIC_DIS0_INT25         0x02000000  // Interrupt 25 disable
  #define NVIC_DIS0_INT26         0x04000000  // Interrupt 26 disable
  #define NVIC_DIS0_INT27         0x08000000  // Interrupt 27 disable
  #define NVIC_DIS0_INT28         0x10000000  // Interrupt 28 disable
  #define NVIC_DIS0_INT29         0x20000000  // Interrupt 29 disable
  #define NVIC_DIS0_INT30         0x40000000  // Interrupt 30 disable
  #define NVIC_DIS0_INT31         0x80000000  // Interrupt 31 disable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DIS1 register.
  //
  //*****************************************************************************
  #define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable
  #define NVIC_DIS1_INT32         0x00000001  // Interrupt 32 disable
  #define NVIC_DIS1_INT33         0x00000002  // Interrupt 33 disable
  #define NVIC_DIS1_INT34         0x00000004  // Interrupt 34 disable
  #define NVIC_DIS1_INT35         0x00000008  // Interrupt 35 disable
  #define NVIC_DIS1_INT36         0x00000010  // Interrupt 36 disable
  #define NVIC_DIS1_INT37         0x00000020  // Interrupt 37 disable
  #define NVIC_DIS1_INT38         0x00000040  // Interrupt 38 disable
  #define NVIC_DIS1_INT39         0x00000080  // Interrupt 39 disable
  #define NVIC_DIS1_INT40         0x00000100  // Interrupt 40 disable
  #define NVIC_DIS1_INT41         0x00000200  // Interrupt 41 disable
  #define NVIC_DIS1_INT42         0x00000400  // Interrupt 42 disable
  #define NVIC_DIS1_INT43         0x00000800  // Interrupt 43 disable
  #define NVIC_DIS1_INT44         0x00001000  // Interrupt 44 disable
  #define NVIC_DIS1_INT45         0x00002000  // Interrupt 45 disable
  #define NVIC_DIS1_INT46         0x00004000  // Interrupt 46 disable
  #define NVIC_DIS1_INT47         0x00008000  // Interrupt 47 disable
  #define NVIC_DIS1_INT48         0x00010000  // Interrupt 48 disable
  #define NVIC_DIS1_INT49         0x00020000  // Interrupt 49 disable
  #define NVIC_DIS1_INT50         0x00040000  // Interrupt 50 disable
  #define NVIC_DIS1_INT51         0x00080000  // Interrupt 51 disable
  #define NVIC_DIS1_INT52         0x00100000  // Interrupt 52 disable
  #define NVIC_DIS1_INT53         0x00200000  // Interrupt 53 disable
  #define NVIC_DIS1_INT54         0x00400000  // Interrupt 54 disable
  #define NVIC_DIS1_INT55         0x00800000  // Interrupt 55 disable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DIS2 register.
  //
  //*****************************************************************************
  #define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DIS3 register.
  //
  //*****************************************************************************
  #define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DIS4 register.
  //
  //*****************************************************************************
  #define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PEND0 register.
  //
  //*****************************************************************************
  #define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending
  #define NVIC_PEND0_INT0         0x00000001  // Interrupt 0 pend
  #define NVIC_PEND0_INT1         0x00000002  // Interrupt 1 pend
  #define NVIC_PEND0_INT2         0x00000004  // Interrupt 2 pend
  #define NVIC_PEND0_INT3         0x00000008  // Interrupt 3 pend
  #define NVIC_PEND0_INT4         0x00000010  // Interrupt 4 pend
  #define NVIC_PEND0_INT5         0x00000020  // Interrupt 5 pend
  #define NVIC_PEND0_INT6         0x00000040  // Interrupt 6 pend
  #define NVIC_PEND0_INT7         0x00000080  // Interrupt 7 pend
  #define NVIC_PEND0_INT8         0x00000100  // Interrupt 8 pend
  #define NVIC_PEND0_INT9         0x00000200  // Interrupt 9 pend
  #define NVIC_PEND0_INT10        0x00000400  // Interrupt 10 pend
  #define NVIC_PEND0_INT11        0x00000800  // Interrupt 11 pend
  #define NVIC_PEND0_INT12        0x00001000  // Interrupt 12 pend
  #define NVIC_PEND0_INT13        0x00002000  // Interrupt 13 pend
  #define NVIC_PEND0_INT14        0x00004000  // Interrupt 14 pend
  #define NVIC_PEND0_INT15        0x00008000  // Interrupt 15 pend
  #define NVIC_PEND0_INT16        0x00010000  // Interrupt 16 pend
  #define NVIC_PEND0_INT17        0x00020000  // Interrupt 17 pend
  #define NVIC_PEND0_INT18        0x00040000  // Interrupt 18 pend
  #define NVIC_PEND0_INT19        0x00080000  // Interrupt 19 pend
  #define NVIC_PEND0_INT20        0x00100000  // Interrupt 20 pend
  #define NVIC_PEND0_INT21        0x00200000  // Interrupt 21 pend
  #define NVIC_PEND0_INT22        0x00400000  // Interrupt 22 pend
  #define NVIC_PEND0_INT23        0x00800000  // Interrupt 23 pend
  #define NVIC_PEND0_INT24        0x01000000  // Interrupt 24 pend
  #define NVIC_PEND0_INT25        0x02000000  // Interrupt 25 pend
  #define NVIC_PEND0_INT26        0x04000000  // Interrupt 26 pend
  #define NVIC_PEND0_INT27        0x08000000  // Interrupt 27 pend
  #define NVIC_PEND0_INT28        0x10000000  // Interrupt 28 pend
  #define NVIC_PEND0_INT29        0x20000000  // Interrupt 29 pend
  #define NVIC_PEND0_INT30        0x40000000  // Interrupt 30 pend
  #define NVIC_PEND0_INT31        0x80000000  // Interrupt 31 pend
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PEND1 register.
  //
  //*****************************************************************************
  #define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending
  #define NVIC_PEND1_INT32        0x00000001  // Interrupt 32 pend
  #define NVIC_PEND1_INT33        0x00000002  // Interrupt 33 pend
  #define NVIC_PEND1_INT34        0x00000004  // Interrupt 34 pend
  #define NVIC_PEND1_INT35        0x00000008  // Interrupt 35 pend
  #define NVIC_PEND1_INT36        0x00000010  // Interrupt 36 pend
  #define NVIC_PEND1_INT37        0x00000020  // Interrupt 37 pend
  #define NVIC_PEND1_INT38        0x00000040  // Interrupt 38 pend
  #define NVIC_PEND1_INT39        0x00000080  // Interrupt 39 pend
  #define NVIC_PEND1_INT40        0x00000100  // Interrupt 40 pend
  #define NVIC_PEND1_INT41        0x00000200  // Interrupt 41 pend
  #define NVIC_PEND1_INT42        0x00000400  // Interrupt 42 pend
  #define NVIC_PEND1_INT43        0x00000800  // Interrupt 43 pend
  #define NVIC_PEND1_INT44        0x00001000  // Interrupt 44 pend
  #define NVIC_PEND1_INT45        0x00002000  // Interrupt 45 pend
  #define NVIC_PEND1_INT46        0x00004000  // Interrupt 46 pend
  #define NVIC_PEND1_INT47        0x00008000  // Interrupt 47 pend
  #define NVIC_PEND1_INT48        0x00010000  // Interrupt 48 pend
  #define NVIC_PEND1_INT49        0x00020000  // Interrupt 49 pend
  #define NVIC_PEND1_INT50        0x00040000  // Interrupt 50 pend
  #define NVIC_PEND1_INT51        0x00080000  // Interrupt 51 pend
  #define NVIC_PEND1_INT52        0x00100000  // Interrupt 52 pend
  #define NVIC_PEND1_INT53        0x00200000  // Interrupt 53 pend
  #define NVIC_PEND1_INT54        0x00400000  // Interrupt 54 pend
  #define NVIC_PEND1_INT55        0x00800000  // Interrupt 55 pend
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PEND2 register.
  //
  //*****************************************************************************
  #define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PEND3 register.
  //
  //*****************************************************************************
  #define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PEND4 register.
  //
  //*****************************************************************************
  #define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_UNPEND0 register.
  //
  //*****************************************************************************
  #define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
  #define NVIC_UNPEND0_INT0       0x00000001  // Interrupt 0 unpend
  #define NVIC_UNPEND0_INT1       0x00000002  // Interrupt 1 unpend
  #define NVIC_UNPEND0_INT2       0x00000004  // Interrupt 2 unpend
  #define NVIC_UNPEND0_INT3       0x00000008  // Interrupt 3 unpend
  #define NVIC_UNPEND0_INT4       0x00000010  // Interrupt 4 unpend
  #define NVIC_UNPEND0_INT5       0x00000020  // Interrupt 5 unpend
  #define NVIC_UNPEND0_INT6       0x00000040  // Interrupt 6 unpend
  #define NVIC_UNPEND0_INT7       0x00000080  // Interrupt 7 unpend
  #define NVIC_UNPEND0_INT8       0x00000100  // Interrupt 8 unpend
  #define NVIC_UNPEND0_INT9       0x00000200  // Interrupt 9 unpend
  #define NVIC_UNPEND0_INT10      0x00000400  // Interrupt 10 unpend
  #define NVIC_UNPEND0_INT11      0x00000800  // Interrupt 11 unpend
  #define NVIC_UNPEND0_INT12      0x00001000  // Interrupt 12 unpend
  #define NVIC_UNPEND0_INT13      0x00002000  // Interrupt 13 unpend
  #define NVIC_UNPEND0_INT14      0x00004000  // Interrupt 14 unpend
  #define NVIC_UNPEND0_INT15      0x00008000  // Interrupt 15 unpend
  #define NVIC_UNPEND0_INT16      0x00010000  // Interrupt 16 unpend
  #define NVIC_UNPEND0_INT17      0x00020000  // Interrupt 17 unpend
  #define NVIC_UNPEND0_INT18      0x00040000  // Interrupt 18 unpend
  #define NVIC_UNPEND0_INT19      0x00080000  // Interrupt 19 unpend
  #define NVIC_UNPEND0_INT20      0x00100000  // Interrupt 20 unpend
  #define NVIC_UNPEND0_INT21      0x00200000  // Interrupt 21 unpend
  #define NVIC_UNPEND0_INT22      0x00400000  // Interrupt 22 unpend
  #define NVIC_UNPEND0_INT23      0x00800000  // Interrupt 23 unpend
  #define NVIC_UNPEND0_INT24      0x01000000  // Interrupt 24 unpend
  #define NVIC_UNPEND0_INT25      0x02000000  // Interrupt 25 unpend
  #define NVIC_UNPEND0_INT26      0x04000000  // Interrupt 26 unpend
  #define NVIC_UNPEND0_INT27      0x08000000  // Interrupt 27 unpend
  #define NVIC_UNPEND0_INT28      0x10000000  // Interrupt 28 unpend
  #define NVIC_UNPEND0_INT29      0x20000000  // Interrupt 29 unpend
  #define NVIC_UNPEND0_INT30      0x40000000  // Interrupt 30 unpend
  #define NVIC_UNPEND0_INT31      0x80000000  // Interrupt 31 unpend
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_UNPEND1 register.
  //
  //*****************************************************************************
  #define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
  #define NVIC_UNPEND1_INT32      0x00000001  // Interrupt 32 unpend
  #define NVIC_UNPEND1_INT33      0x00000002  // Interrupt 33 unpend
  #define NVIC_UNPEND1_INT34      0x00000004  // Interrupt 34 unpend
  #define NVIC_UNPEND1_INT35      0x00000008  // Interrupt 35 unpend
  #define NVIC_UNPEND1_INT36      0x00000010  // Interrupt 36 unpend
  #define NVIC_UNPEND1_INT37      0x00000020  // Interrupt 37 unpend
  #define NVIC_UNPEND1_INT38      0x00000040  // Interrupt 38 unpend
  #define NVIC_UNPEND1_INT39      0x00000080  // Interrupt 39 unpend
  #define NVIC_UNPEND1_INT40      0x00000100  // Interrupt 40 unpend
  #define NVIC_UNPEND1_INT41      0x00000200  // Interrupt 41 unpend
  #define NVIC_UNPEND1_INT42      0x00000400  // Interrupt 42 unpend
  #define NVIC_UNPEND1_INT43      0x00000800  // Interrupt 43 unpend
  #define NVIC_UNPEND1_INT44      0x00001000  // Interrupt 44 unpend
  #define NVIC_UNPEND1_INT45      0x00002000  // Interrupt 45 unpend
  #define NVIC_UNPEND1_INT46      0x00004000  // Interrupt 46 unpend
  #define NVIC_UNPEND1_INT47      0x00008000  // Interrupt 47 unpend
  #define NVIC_UNPEND1_INT48      0x00010000  // Interrupt 48 unpend
  #define NVIC_UNPEND1_INT49      0x00020000  // Interrupt 49 unpend
  #define NVIC_UNPEND1_INT50      0x00040000  // Interrupt 50 unpend
  #define NVIC_UNPEND1_INT51      0x00080000  // Interrupt 51 unpend
  #define NVIC_UNPEND1_INT52      0x00100000  // Interrupt 52 unpend
  #define NVIC_UNPEND1_INT53      0x00200000  // Interrupt 53 unpend
  #define NVIC_UNPEND1_INT54      0x00400000  // Interrupt 54 unpend
  #define NVIC_UNPEND1_INT55      0x00800000  // Interrupt 55 unpend
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_UNPEND2 register.
  //
  //*****************************************************************************
  #define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_UNPEND3 register.
  //
  //*****************************************************************************
  #define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_UNPEND4 register.
  //
  //*****************************************************************************
  #define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTIVE0 register.
  //
  //*****************************************************************************
  #define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active
  #define NVIC_ACTIVE0_INT0       0x00000001  // Interrupt 0 active
  #define NVIC_ACTIVE0_INT1       0x00000002  // Interrupt 1 active
  #define NVIC_ACTIVE0_INT2       0x00000004  // Interrupt 2 active
  #define NVIC_ACTIVE0_INT3       0x00000008  // Interrupt 3 active
  #define NVIC_ACTIVE0_INT4       0x00000010  // Interrupt 4 active
  #define NVIC_ACTIVE0_INT5       0x00000020  // Interrupt 5 active
  #define NVIC_ACTIVE0_INT6       0x00000040  // Interrupt 6 active
  #define NVIC_ACTIVE0_INT7       0x00000080  // Interrupt 7 active
  #define NVIC_ACTIVE0_INT8       0x00000100  // Interrupt 8 active
  #define NVIC_ACTIVE0_INT9       0x00000200  // Interrupt 9 active
  #define NVIC_ACTIVE0_INT10      0x00000400  // Interrupt 10 active
  #define NVIC_ACTIVE0_INT11      0x00000800  // Interrupt 11 active
  #define NVIC_ACTIVE0_INT12      0x00001000  // Interrupt 12 active
  #define NVIC_ACTIVE0_INT13      0x00002000  // Interrupt 13 active
  #define NVIC_ACTIVE0_INT14      0x00004000  // Interrupt 14 active
  #define NVIC_ACTIVE0_INT15      0x00008000  // Interrupt 15 active
  #define NVIC_ACTIVE0_INT16      0x00010000  // Interrupt 16 active
  #define NVIC_ACTIVE0_INT17      0x00020000  // Interrupt 17 active
  #define NVIC_ACTIVE0_INT18      0x00040000  // Interrupt 18 active
  #define NVIC_ACTIVE0_INT19      0x00080000  // Interrupt 19 active
  #define NVIC_ACTIVE0_INT20      0x00100000  // Interrupt 20 active
  #define NVIC_ACTIVE0_INT21      0x00200000  // Interrupt 21 active
  #define NVIC_ACTIVE0_INT22      0x00400000  // Interrupt 22 active
  #define NVIC_ACTIVE0_INT23      0x00800000  // Interrupt 23 active
  #define NVIC_ACTIVE0_INT24      0x01000000  // Interrupt 24 active
  #define NVIC_ACTIVE0_INT25      0x02000000  // Interrupt 25 active
  #define NVIC_ACTIVE0_INT26      0x04000000  // Interrupt 26 active
  #define NVIC_ACTIVE0_INT27      0x08000000  // Interrupt 27 active
  #define NVIC_ACTIVE0_INT28      0x10000000  // Interrupt 28 active
  #define NVIC_ACTIVE0_INT29      0x20000000  // Interrupt 29 active
  #define NVIC_ACTIVE0_INT30      0x40000000  // Interrupt 30 active
  #define NVIC_ACTIVE0_INT31      0x80000000  // Interrupt 31 active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTIVE1 register.
  //
  //*****************************************************************************
  #define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active
  #define NVIC_ACTIVE1_INT32      0x00000001  // Interrupt 32 active
  #define NVIC_ACTIVE1_INT33      0x00000002  // Interrupt 33 active
  #define NVIC_ACTIVE1_INT34      0x00000004  // Interrupt 34 active
  #define NVIC_ACTIVE1_INT35      0x00000008  // Interrupt 35 active
  #define NVIC_ACTIVE1_INT36      0x00000010  // Interrupt 36 active
  #define NVIC_ACTIVE1_INT37      0x00000020  // Interrupt 37 active
  #define NVIC_ACTIVE1_INT38      0x00000040  // Interrupt 38 active
  #define NVIC_ACTIVE1_INT39      0x00000080  // Interrupt 39 active
  #define NVIC_ACTIVE1_INT40      0x00000100  // Interrupt 40 active
  #define NVIC_ACTIVE1_INT41      0x00000200  // Interrupt 41 active
  #define NVIC_ACTIVE1_INT42      0x00000400  // Interrupt 42 active
  #define NVIC_ACTIVE1_INT43      0x00000800  // Interrupt 43 active
  #define NVIC_ACTIVE1_INT44      0x00001000  // Interrupt 44 active
  #define NVIC_ACTIVE1_INT45      0x00002000  // Interrupt 45 active
  #define NVIC_ACTIVE1_INT46      0x00004000  // Interrupt 46 active
  #define NVIC_ACTIVE1_INT47      0x00008000  // Interrupt 47 active
  #define NVIC_ACTIVE1_INT48      0x00010000  // Interrupt 48 active
  #define NVIC_ACTIVE1_INT49      0x00020000  // Interrupt 49 active
  #define NVIC_ACTIVE1_INT50      0x00040000  // Interrupt 50 active
  #define NVIC_ACTIVE1_INT51      0x00080000  // Interrupt 51 active
  #define NVIC_ACTIVE1_INT52      0x00100000  // Interrupt 52 active
  #define NVIC_ACTIVE1_INT53      0x00200000  // Interrupt 53 active
  #define NVIC_ACTIVE1_INT54      0x00400000  // Interrupt 54 active
  #define NVIC_ACTIVE1_INT55      0x00800000  // Interrupt 55 active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTIVE2 register.
  //
  //*****************************************************************************
  #define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTIVE3 register.
  //
  //*****************************************************************************
  #define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_ACTIVE4 register.
  //
  //*****************************************************************************
  #define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI0 register.
  //
  //*****************************************************************************
  #define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask
  #define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask
  #define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask
  #define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask
  #define NVIC_PRI0_INT3_S        29
  #define NVIC_PRI0_INT2_S        21
  #define NVIC_PRI0_INT1_S        13
  #define NVIC_PRI0_INT0_S        5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI1 register.
  //
  //*****************************************************************************
  #define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask
  #define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask
  #define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask
  #define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask
  #define NVIC_PRI1_INT7_S        29
  #define NVIC_PRI1_INT6_S        21
  #define NVIC_PRI1_INT5_S        13
  #define NVIC_PRI1_INT4_S        5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI2 register.
  //
  //*****************************************************************************
  #define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask
  #define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask
  #define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask
  #define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask
  #define NVIC_PRI2_INT11_S       29
  #define NVIC_PRI2_INT10_S       21
  #define NVIC_PRI2_INT9_S        13
  #define NVIC_PRI2_INT8_S        5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI3 register.
  //
  //*****************************************************************************
  #define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask
  #define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask
  #define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask
  #define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask
  #define NVIC_PRI3_INT15_S       29
  #define NVIC_PRI3_INT14_S       21
  #define NVIC_PRI3_INT13_S       13
  #define NVIC_PRI3_INT12_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI4 register.
  //
  //*****************************************************************************
  #define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask
  #define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask
  #define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask
  #define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask
  #define NVIC_PRI4_INT19_S       29
  #define NVIC_PRI4_INT18_S       21
  #define NVIC_PRI4_INT17_S       13
  #define NVIC_PRI4_INT16_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI5 register.
  //
  //*****************************************************************************
  #define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask
  #define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask
  #define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask
  #define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask
  #define NVIC_PRI5_INT23_S       29
  #define NVIC_PRI5_INT22_S       21
  #define NVIC_PRI5_INT21_S       13
  #define NVIC_PRI5_INT20_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI6 register.
  //
  //*****************************************************************************
  #define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask
  #define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask
  #define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask
  #define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask
  #define NVIC_PRI6_INT27_S       29
  #define NVIC_PRI6_INT26_S       21
  #define NVIC_PRI6_INT25_S       13
  #define NVIC_PRI6_INT24_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI7 register.
  //
  //*****************************************************************************
  #define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask
  #define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask
  #define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask
  #define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask
  #define NVIC_PRI7_INT31_S       29
  #define NVIC_PRI7_INT30_S       21
  #define NVIC_PRI7_INT29_S       13
  #define NVIC_PRI7_INT28_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI8 register.
  //
  //*****************************************************************************
  #define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask
  #define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask
  #define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask
  #define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask
  #define NVIC_PRI8_INT35_S       29
  #define NVIC_PRI8_INT34_S       21
  #define NVIC_PRI8_INT33_S       13
  #define NVIC_PRI8_INT32_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI9 register.
  //
  //*****************************************************************************
  #define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask
  #define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask
  #define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask
  #define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask
  #define NVIC_PRI9_INT39_S       29
  #define NVIC_PRI9_INT38_S       21
  #define NVIC_PRI9_INT37_S       13
  #define NVIC_PRI9_INT36_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI10 register.
  //
  //*****************************************************************************
  #define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask
  #define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask
  #define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask
  #define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask
  #define NVIC_PRI10_INT43_S      29
  #define NVIC_PRI10_INT42_S      21
  #define NVIC_PRI10_INT41_S      13
  #define NVIC_PRI10_INT40_S      5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI11 register.
  //
  //*****************************************************************************
  #define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask
  #define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask
  #define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask
  #define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask
  #define NVIC_PRI11_INT47_S      29
  #define NVIC_PRI11_INT46_S      21
  #define NVIC_PRI11_INT45_S      13
  #define NVIC_PRI11_INT44_S      5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI12 register.
  //
  //*****************************************************************************
  #define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask
  #define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask
  #define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask
  #define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask
  #define NVIC_PRI12_INT51_S      29
  #define NVIC_PRI12_INT50_S      21
  #define NVIC_PRI12_INT49_S      13
  #define NVIC_PRI12_INT48_S      5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI13 register.
  //
  //*****************************************************************************
  #define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask
  #define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask
  #define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask
  #define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask
  #define NVIC_PRI13_INT55_S      29
  #define NVIC_PRI13_INT54_S      21
  #define NVIC_PRI13_INT53_S      13
  #define NVIC_PRI13_INT52_S      5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI14 register.
  //
  //*****************************************************************************
  #define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask
  #define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask
  #define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask
  #define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask
  #define NVIC_PRI14_INTD_S       29
  #define NVIC_PRI14_INTC_S       21
  #define NVIC_PRI14_INTB_S       13
  #define NVIC_PRI14_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI15 register.
  //
  //*****************************************************************************
  #define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask
  #define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask
  #define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask
  #define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask
  #define NVIC_PRI15_INTD_S       29
  #define NVIC_PRI15_INTC_S       21
  #define NVIC_PRI15_INTB_S       13
  #define NVIC_PRI15_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI16 register.
  //
  //*****************************************************************************
  #define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask
  #define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask
  #define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask
  #define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask
  #define NVIC_PRI16_INTD_S       29
  #define NVIC_PRI16_INTC_S       21
  #define NVIC_PRI16_INTB_S       13
  #define NVIC_PRI16_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI17 register.
  //
  //*****************************************************************************
  #define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask
  #define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask
  #define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask
  #define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask
  #define NVIC_PRI17_INTD_S       29
  #define NVIC_PRI17_INTC_S       21
  #define NVIC_PRI17_INTB_S       13
  #define NVIC_PRI17_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI18 register.
  //
  //*****************************************************************************
  #define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask
  #define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask
  #define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask
  #define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask
  #define NVIC_PRI18_INTD_S       29
  #define NVIC_PRI18_INTC_S       21
  #define NVIC_PRI18_INTB_S       13
  #define NVIC_PRI18_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI19 register.
  //
  //*****************************************************************************
  #define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask
  #define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask
  #define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask
  #define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask
  #define NVIC_PRI19_INTD_S       29
  #define NVIC_PRI19_INTC_S       21
  #define NVIC_PRI19_INTB_S       13
  #define NVIC_PRI19_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI20 register.
  //
  //*****************************************************************************
  #define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask
  #define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask
  #define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask
  #define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask
  #define NVIC_PRI20_INTD_S       29
  #define NVIC_PRI20_INTC_S       21
  #define NVIC_PRI20_INTB_S       13
  #define NVIC_PRI20_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI21 register.
  //
  //*****************************************************************************
  #define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask
  #define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask
  #define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask
  #define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask
  #define NVIC_PRI21_INTD_S       29
  #define NVIC_PRI21_INTC_S       21
  #define NVIC_PRI21_INTB_S       13
  #define NVIC_PRI21_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI22 register.
  //
  //*****************************************************************************
  #define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask
  #define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask
  #define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask
  #define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask
  #define NVIC_PRI22_INTD_S       29
  #define NVIC_PRI22_INTC_S       21
  #define NVIC_PRI22_INTB_S       13
  #define NVIC_PRI22_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI23 register.
  //
  //*****************************************************************************
  #define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask
  #define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask
  #define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask
  #define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask
  #define NVIC_PRI23_INTD_S       29
  #define NVIC_PRI23_INTC_S       21
  #define NVIC_PRI23_INTB_S       13
  #define NVIC_PRI23_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI24 register.
  //
  //*****************************************************************************
  #define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask
  #define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask
  #define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask
  #define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask
  #define NVIC_PRI24_INTD_S       29
  #define NVIC_PRI24_INTC_S       21
  #define NVIC_PRI24_INTB_S       13
  #define NVIC_PRI24_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI25 register.
  //
  //*****************************************************************************
  #define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask
  #define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask
  #define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask
  #define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask
  #define NVIC_PRI25_INTD_S       29
  #define NVIC_PRI25_INTC_S       21
  #define NVIC_PRI25_INTB_S       13
  #define NVIC_PRI25_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI26 register.
  //
  //*****************************************************************************
  #define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask
  #define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask
  #define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask
  #define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask
  #define NVIC_PRI26_INTD_S       29
  #define NVIC_PRI26_INTC_S       21
  #define NVIC_PRI26_INTB_S       13
  #define NVIC_PRI26_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI27 register.
  //
  //*****************************************************************************
  #define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask
  #define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask
  #define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask
  #define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask
  #define NVIC_PRI27_INTD_S       29
  #define NVIC_PRI27_INTC_S       21
  #define NVIC_PRI27_INTB_S       13
  #define NVIC_PRI27_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI28 register.
  //
  //*****************************************************************************
  #define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask
  #define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask
  #define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask
  #define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask
  #define NVIC_PRI28_INTD_S       29
  #define NVIC_PRI28_INTC_S       21
  #define NVIC_PRI28_INTB_S       13
  #define NVIC_PRI28_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI29 register.
  //
  //*****************************************************************************
  #define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask
  #define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask
  #define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask
  #define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask
  #define NVIC_PRI29_INTD_S       29
  #define NVIC_PRI29_INTC_S       21
  #define NVIC_PRI29_INTB_S       13
  #define NVIC_PRI29_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI30 register.
  //
  //*****************************************************************************
  #define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask
  #define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask
  #define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask
  #define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask
  #define NVIC_PRI30_INTD_S       29
  #define NVIC_PRI30_INTC_S       21
  #define NVIC_PRI30_INTB_S       13
  #define NVIC_PRI30_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI31 register.
  //
  //*****************************************************************************
  #define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask
  #define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask
  #define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask
  #define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask
  #define NVIC_PRI31_INTD_S       29
  #define NVIC_PRI31_INTC_S       21
  #define NVIC_PRI31_INTB_S       13
  #define NVIC_PRI31_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI32 register.
  //
  //*****************************************************************************
  #define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask
  #define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask
  #define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask
  #define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask
  #define NVIC_PRI32_INTD_S       29
  #define NVIC_PRI32_INTC_S       21
  #define NVIC_PRI32_INTB_S       13
  #define NVIC_PRI32_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI33 register.
  //
  //*****************************************************************************
  #define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt
                                              // [4n+3]
  #define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt
                                              // [4n+2]
  #define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt
                                              // [4n+1]
  #define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt
                                              // [4n]
  #define NVIC_PRI33_INTD_S       29
  #define NVIC_PRI33_INTC_S       21
  #define NVIC_PRI33_INTB_S       13
  #define NVIC_PRI33_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_PRI34 register.
  //
  //*****************************************************************************
  #define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt
                                              // [4n+3]
  #define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt
                                              // [4n+2]
  #define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt
                                              // [4n+1]
  #define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt
                                              // [4n]
  #define NVIC_PRI34_INTD_S       29
  #define NVIC_PRI34_INTC_S       21
  #define NVIC_PRI34_INTB_S       13
  #define NVIC_PRI34_INTA_S       5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_CPUID register.
  //
  //*****************************************************************************
  #define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code
  #define NVIC_CPUID_IMP_ARM      0x41000000  // ARM
  #define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number
  #define NVIC_CPUID_CON_M        0x000F0000  // Constant
  #define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number
  #define NVIC_CPUID_PARTNO_CM3   0x0000C230  // Cortex-M3 processor
  #define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor
  #define NVIC_CPUID_REV_M        0x0000000F  // Revision Number
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_INT_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending
  #define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending
  #define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending
  #define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending
  #define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending
  #define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling
  #define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending
  #define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number
  #define NVIC_INT_CTRL_VEC_PEN_NMI \
                                  0x00002000  // NMI
  #define NVIC_INT_CTRL_VEC_PEN_HARD \
                                  0x00003000  // Hard fault
  #define NVIC_INT_CTRL_VEC_PEN_MEM \
                                  0x00004000  // Memory management fault
  #define NVIC_INT_CTRL_VEC_PEN_BUS \
                                  0x00005000  // Bus fault
  #define NVIC_INT_CTRL_VEC_PEN_USG \
                                  0x00006000  // Usage fault
  #define NVIC_INT_CTRL_VEC_PEN_SVC \
                                  0x0000B000  // SVCall
  #define NVIC_INT_CTRL_VEC_PEN_PNDSV \
                                  0x0000E000  // PendSV
  #define NVIC_INT_CTRL_VEC_PEN_TICK \
                                  0x0000F000  // SysTick
  #define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base
  #define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number
  #define NVIC_INT_CTRL_VEC_PEN_S 12
  #define NVIC_INT_CTRL_VEC_ACT_S 0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_VTABLE register.
  //
  //*****************************************************************************
  #define NVIC_VTABLE_BASE        0x20000000  // Vector Table Base
  #define NVIC_VTABLE_OFFSET_M    0x1FFFFC00  // Vector Table Offset
  #define NVIC_VTABLE_OFFSET_S    10
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_APINT register.
  //
  //*****************************************************************************
  #define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key
  #define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key
  #define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess
  #define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping
  #define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split
  #define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split
  #define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split
  #define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split
  #define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split
  #define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split
  #define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split
  #define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split
  #define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request
  #define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault
  #define NVIC_APINT_VECT_RESET   0x00000001  // System Reset
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SYS_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending
  #define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable
  #define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_CFG_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception
                                              // Entry
  #define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and
                                              // Fault
  #define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0
  #define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access
  #define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger
  #define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SYS_PRI1 register.
  //
  //*****************************************************************************
  #define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority
  #define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority
  #define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority
  #define NVIC_SYS_PRI1_USAGE_S   21
  #define NVIC_SYS_PRI1_BUS_S     13
  #define NVIC_SYS_PRI1_MEM_S     5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SYS_PRI2 register.
  //
  //*****************************************************************************
  #define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority
  #define NVIC_SYS_PRI2_SVC_S     29
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SYS_PRI3 register.
  //
  //*****************************************************************************
  #define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority
  #define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority
  #define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority
  #define NVIC_SYS_PRI3_TICK_S    29
  #define NVIC_SYS_PRI3_PENDSV_S  21
  #define NVIC_SYS_PRI3_DEBUG_S   5
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SYS_HND_CTRL
  // register.
  //
  //*****************************************************************************
  #define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable
  #define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable
  #define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable
  #define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending
  #define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending
  #define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending
  #define NVIC_SYS_HND_CTRL_USAGEP \
                                  0x00001000  // Usage Fault Pending
  #define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active
  #define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active
  #define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active
  #define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active
  #define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active
  #define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active
  #define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_FAULT_STAT
  // register.
  //
  //*****************************************************************************
  #define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault
  #define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault
  #define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault
  #define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault
  #define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault
  #define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage
                                              // Fault
  #define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid
  #define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy
                                              // State Preservation
  #define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault
  #define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault
  #define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error
  #define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error
  #define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error
  #define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address
                                              // Register Valid
  #define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on
                                              // Floating-Point Lazy State
                                              // Preservation
  #define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation
  #define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation
  #define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation
  #define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_HFAULT_STAT
  // register.
  //
  //*****************************************************************************
  #define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event
  #define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault
  #define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DEBUG_STAT
  // register.
  //
  //*****************************************************************************
  #define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted
  #define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch
  #define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match
  #define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction
  #define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MM_ADDR register.
  //
  //*****************************************************************************
  #define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address
  #define NVIC_MM_ADDR_S          0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_FAULT_ADDR
  // register.
  //
  //*****************************************************************************
  #define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address
  #define NVIC_FAULT_ADDR_S       0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_CPAC register.
  //
  //*****************************************************************************
  #define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access
                                              // Privilege
  #define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied
  #define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only
  #define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access
  #define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access
                                              // Privilege
  #define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied
  #define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only
  #define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_TYPE register.
  //
  //*****************************************************************************
  #define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions
  #define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions
  #define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU
  #define NVIC_MPU_TYPE_IREGION_S 16
  #define NVIC_MPU_TYPE_DREGION_S 8
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region
  #define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults
  #define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_NUMBER
  // register.
  //
  //*****************************************************************************
  #define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access
  #define NVIC_MPU_NUMBER_S       0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_BASE register.
  //
  //*****************************************************************************
  #define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask
  #define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid
  #define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number
  #define NVIC_MPU_BASE_ADDR_S    5
  #define NVIC_MPU_BASE_REGION_S  0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_ATTR register.
  //
  //*****************************************************************************
  #define NVIC_MPU_ATTR_M         0xFFFF0000  // Attributes
  #define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable
  #define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege
  #define NVIC_MPU_ATTR_AP_NO_NO  0x00000000  // prv: no access, usr: no access
  #define NVIC_MPU_ATTR_AP_RW_NO  0x01000000  // prv: rw, usr: none
  #define NVIC_MPU_ATTR_AP_RW_RO  0x02000000  // prv: rw, usr: read-only
  #define NVIC_MPU_ATTR_AP_RW_RW  0x03000000  // prv: rw, usr: rw
  #define NVIC_MPU_ATTR_AP_RO_NO  0x05000000  // prv: ro, usr: none
  #define NVIC_MPU_ATTR_AP_RO_RO  0x06000000  // prv: ro, usr: ro
  #define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask
  #define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable
  #define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable
  #define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable
  #define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits
  #define NVIC_MPU_ATTR_SRD_0     0x00000100  // Sub-region 0 disable
  #define NVIC_MPU_ATTR_SRD_1     0x00000200  // Sub-region 1 disable
  #define NVIC_MPU_ATTR_SRD_2     0x00000400  // Sub-region 2 disable
  #define NVIC_MPU_ATTR_SRD_3     0x00000800  // Sub-region 3 disable
  #define NVIC_MPU_ATTR_SRD_4     0x00001000  // Sub-region 4 disable
  #define NVIC_MPU_ATTR_SRD_5     0x00002000  // Sub-region 5 disable
  #define NVIC_MPU_ATTR_SRD_6     0x00004000  // Sub-region 6 disable
  #define NVIC_MPU_ATTR_SRD_7     0x00008000  // Sub-region 7 disable
  #define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask
  #define NVIC_MPU_ATTR_SIZE_32B  0x00000008  // Region size 32 bytes
  #define NVIC_MPU_ATTR_SIZE_64B  0x0000000A  // Region size 64 bytes
  #define NVIC_MPU_ATTR_SIZE_128B 0x0000000C  // Region size 128 bytes
  #define NVIC_MPU_ATTR_SIZE_256B 0x0000000E  // Region size 256 bytes
  #define NVIC_MPU_ATTR_SIZE_512B 0x00000010  // Region size 512 bytes
  #define NVIC_MPU_ATTR_SIZE_1K   0x00000012  // Region size 1 Kbytes
  #define NVIC_MPU_ATTR_SIZE_2K   0x00000014  // Region size 2 Kbytes
  #define NVIC_MPU_ATTR_SIZE_4K   0x00000016  // Region size 4 Kbytes
  #define NVIC_MPU_ATTR_SIZE_8K   0x00000018  // Region size 8 Kbytes
  #define NVIC_MPU_ATTR_SIZE_16K  0x0000001A  // Region size 16 Kbytes
  #define NVIC_MPU_ATTR_SIZE_32K  0x0000001C  // Region size 32 Kbytes
  #define NVIC_MPU_ATTR_SIZE_64K  0x0000001E  // Region size 64 Kbytes
  #define NVIC_MPU_ATTR_SIZE_128K 0x00000020  // Region size 128 Kbytes
  #define NVIC_MPU_ATTR_SIZE_256K 0x00000022  // Region size 256 Kbytes
  #define NVIC_MPU_ATTR_SIZE_512K 0x00000024  // Region size 512 Kbytes
  #define NVIC_MPU_ATTR_SIZE_1M   0x00000026  // Region size 1 Mbytes
  #define NVIC_MPU_ATTR_SIZE_2M   0x00000028  // Region size 2 Mbytes
  #define NVIC_MPU_ATTR_SIZE_4M   0x0000002A  // Region size 4 Mbytes
  #define NVIC_MPU_ATTR_SIZE_8M   0x0000002C  // Region size 8 Mbytes
  #define NVIC_MPU_ATTR_SIZE_16M  0x0000002E  // Region size 16 Mbytes
  #define NVIC_MPU_ATTR_SIZE_32M  0x00000030  // Region size 32 Mbytes
  #define NVIC_MPU_ATTR_SIZE_64M  0x00000032  // Region size 64 Mbytes
  #define NVIC_MPU_ATTR_SIZE_128M 0x00000034  // Region size 128 Mbytes
  #define NVIC_MPU_ATTR_SIZE_256M 0x00000036  // Region size 256 Mbytes
  #define NVIC_MPU_ATTR_SIZE_512M 0x00000038  // Region size 512 Mbytes
  #define NVIC_MPU_ATTR_SIZE_1G   0x0000003A  // Region size 1 Gbytes
  #define NVIC_MPU_ATTR_SIZE_2G   0x0000003C  // Region size 2 Gbytes
  #define NVIC_MPU_ATTR_SIZE_4G   0x0000003E  // Region size 4 Gbytes
  #define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_BASE1 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask
  #define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid
  #define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number
  #define NVIC_MPU_BASE1_ADDR_S   5
  #define NVIC_MPU_BASE1_REGION_S 0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable
  #define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege
  #define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask
  #define NVIC_MPU_ATTR1_SHAREABLE \
                                  0x00040000  // Shareable
  #define NVIC_MPU_ATTR1_CACHEABLE \
                                  0x00020000  // Cacheable
  #define NVIC_MPU_ATTR1_BUFFRABLE \
                                  0x00010000  // Bufferable
  #define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits
  #define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask
  #define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_BASE2 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask
  #define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid
  #define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number
  #define NVIC_MPU_BASE2_ADDR_S   5
  #define NVIC_MPU_BASE2_REGION_S 0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable
  #define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege
  #define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask
  #define NVIC_MPU_ATTR2_SHAREABLE \
                                  0x00040000  // Shareable
  #define NVIC_MPU_ATTR2_CACHEABLE \
                                  0x00020000  // Cacheable
  #define NVIC_MPU_ATTR2_BUFFRABLE \
                                  0x00010000  // Bufferable
  #define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits
  #define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask
  #define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_BASE3 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask
  #define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid
  #define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number
  #define NVIC_MPU_BASE3_ADDR_S   5
  #define NVIC_MPU_BASE3_REGION_S 0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.
  //
  //*****************************************************************************
  #define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable
  #define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege
  #define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask
  #define NVIC_MPU_ATTR3_SHAREABLE \
                                  0x00040000  // Shareable
  #define NVIC_MPU_ATTR3_CACHEABLE \
                                  0x00020000  // Cacheable
  #define NVIC_MPU_ATTR3_BUFFRABLE \
                                  0x00010000  // Bufferable
  #define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits
  #define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask
  #define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DBG_CTRL register.
  //
  //*****************************************************************************
  #define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask
  #define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key
  #define NVIC_DBG_CTRL_S_RESET_ST \
                                  0x02000000  // Core has reset since last read
  #define NVIC_DBG_CTRL_S_RETIRE_ST \
                                  0x01000000  // Core has executed insruction
                                              // since last read
  #define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up
  #define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping
  #define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt
  #define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available
  #define NVIC_DBG_CTRL_C_SNAPSTALL \
                                  0x00000020  // Breaks a stalled load/store
  #define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping
  #define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core
  #define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core
  #define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DBG_XFER register.
  //
  //*****************************************************************************
  #define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read
  #define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register
  #define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0
  #define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1
  #define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2
  #define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3
  #define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4
  #define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5
  #define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6
  #define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7
  #define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8
  #define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9
  #define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10
  #define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11
  #define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12
  #define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13
  #define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14
  #define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15
  #define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register
  #define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP
  #define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP
  #define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP
  #define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DBG_DATA register.
  //
  //*****************************************************************************
  #define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache
  #define NVIC_DBG_DATA_S         0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_DBG_INT register.
  //
  //*****************************************************************************
  #define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault
  #define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors
  #define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error
  #define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state
  #define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check
  #define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error
  #define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault
  #define NVIC_DBG_INT_RESET      0x00000008  // Core reset status
  #define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset
  #define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending
  #define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_SW_TRIG register.
  //
  //*****************************************************************************
  #define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID
  #define NVIC_SW_TRIG_INTID_S    0
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_FPCC register.
  //
  //*****************************************************************************
  #define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation
                                              // Enable
  #define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable
  #define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready
  #define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready
  #define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready
  #define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready
  #define NVIC_FPCC_THREAD        0x00000008  // Thread Mode
  #define NVIC_FPCC_USER          0x00000002  // User Privilege Level
  #define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_FPCA register.
  //
  //*****************************************************************************
  #define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address
  #define NVIC_FPCA_ADDRESS_S     3
  
  //*****************************************************************************
  //
  // The following are defines for the bit fields in the NVIC_FPDSC register.
  //
  //*****************************************************************************
  #define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default
  #define NVIC_FPDSC_DN           0x02000000  // DN Bit Default
  #define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default
  #define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default
  #define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode
  #define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)
                                              // mode
  #define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity
                                              // (RM) mode
  #define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* STELLARIS_HW_NVIC_H */