Blame view

RIOT/cpu/stm32l0/include/cpu_conf.h 1.27 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
  /*
   * Copyright (C) 2016 Freie Universitรคt Berlin
   *               2017 Inria
   *
   * This file is subject to the terms and conditions of the GNU Lesser General
   * Public License v2.1. See the file LICENSE in the top level directory for more
   * details.
   */
  
  /**
   * @defgroup        cpu_stm32l0 STM32L0
   * @brief           STM32L0 specific code
   * @ingroup         cpu
   * @{
   *
   * @file
   * @brief           Implementation specific CPU configuration options
   *
   * @author          Hauke Petersen <hauke.pertersen@fu-berlin.de>
   * @author          Alexandre Abadie <alexandre.abadie@inria.fr>
  */
  
  #ifndef CPU_CONF_H
  #define CPU_CONF_H
  
  #include "cpu_conf_common.h"
  
  #ifdef CPU_MODEL_STM32L073RZ
  #include "vendor/stm32l073xx.h"
  #endif
  #ifdef CPU_MODEL_STM32L072CZ
  #include "vendor/stm32l072xx.h"
  #endif
  #ifdef CPU_MODEL_STM32L053R8
  #include "vendor/stm32l053xx.h"
  #endif
  #ifdef CPU_MODEL_STM32L031K6
  #include "vendor/stm32l031xx.h"
  #endif
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**
   * @brief   ARM Cortex-M specific CPU configuration
   * @{
   */
  #define CPU_DEFAULT_IRQ_PRIO            (1U)
  #if defined(CPU_MODEL_STM32L031K6)
  #define CPU_IRQ_NUMOF                   (30U)
  #else
  #define CPU_IRQ_NUMOF                   (32U)
  #endif
  /** @} */
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* CPU_CONF_H */
  /** @} */