Blame view

RIOT/cpu/lpc2387/periph/uart.c 2.54 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
  /*
   * Copyright (C) 2008-2015, Freie Universitaet Berlin
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup     cpu_lpc2387
   * @ingroup     drivers_periph_uart
   * @{
   *
   * @file
   * @brief       Peripheral UART driver implementation
   *
   * @author      Kaspar Schleiser <kaspar@schleiser.de>
   * @author      Heiko Will <hwill@inf.fu-berlin.de>
   * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
   *
   * @}
   */
  
  #include <stdlib.h>
  #include <string.h>
  #include <stdio.h>
  
  #include "cpu.h"
  #include "VIC.h"
  #include "periph/uart.h"
  
  /* for now, we only support one UART device... */
  static uart_rx_cb_t _rx_cb;
  static void * _cb_arg;
  
  void UART0_IRQHandler(void) __attribute__((interrupt("IRQ")));
  
  int uart_init(uart_t dev, uint32_t baudrate, uart_rx_cb_t rx_cb, void *arg)
  {
      (void) baudrate;
      /* for now, we only support one UART device and only the RX interrupt */
      if (dev != 0) {
          return UART_NODEV;
      }
  
      /* save interrupt context */
      _rx_cb = rx_cb;
      _cb_arg = arg;
  
      /* power on the UART device */
      PCONP |= PCUART0;
      /* UART0 clock divider is CCLK/8 */
      PCLKSEL0 |= BIT6 + BIT7;
      /* configure to 8N1 */
      U0LCR = 0x83;
  
      /* Baudrate calculation:
       * BR = PCLK (9 MHz) / (16 x 256 x DLM + DLL) x (1/(DIVADDVAL/MULVAL)) */
      /* TODO: UART Baudrate calculation using the baudrate parameter */
      U0FDR = 0x92;       /* DIVADDVAL = 0010 = 2, MULVAL = 1001 = 9 */
      U0DLM = 0x00;
      U0DLL = 0x04;
  
      U0LCR = 0x03;       /* DLAB = 0 */
      U0FCR = 0x07;       /* Enable and reset TX and RX FIFO */
  
      /* install and enable the IRQ handler */
      install_irq(UART0_INT, UART0_IRQHandler, 6);
      U0IER |= BIT0;       /* enable only RX irq */
      return UART_OK;
  }
  
  void uart_write(uart_t uart, const uint8_t *data, size_t len)
  {
      (void) uart;
      for (size_t i = 0; i < len; i++) {
          while (!(U0LSR & BIT5)) {}
          U0THR = data[i];
      }
  }
  
  void UART0_IRQHandler(void)
  {
      switch (U0IIR & UIIR_ID_MASK) {
          case UIIR_CTI_INT:              /* Character Timeout Indicator */
          case UIIR_RDA_INT:              /* Receive Data Available */
                  do {
                      uint8_t c = (uint8_t)U0RBR;
                      _rx_cb(_cb_arg, c);
                  } while (U0LSR & ULSR_RDR);
              break;
  
          default:
              U0LSR;
              U0RBR;
              break;
      }
  
      VICVectAddr = 0;                    /* Acknowledge Interrupt */
  }