Blame view

RIOT/cpu/cc26x0/periph/gpio.c 2.54 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
  /*
   * Copyright (C) 2016 Leon George
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup     cpu_cc26x0
   * @ingroup     drivers_periph_gpio
   * @{
   *
   * @file
   * @brief       Low-level GPIO driver implementation
   *
   * @author      Leon M. George <leon@georgemail.eu>
   *
   * @}
   */
  
  #include "cpu.h"
  #include "periph/gpio.h"
  
  #define GPIO_ISR_CHAN_NUMOF     (32)
  
  #define DOE_SHIFT               (29U)
  
  /**
   * @brief   static callback memory
   */
  static gpio_isr_ctx_t gpio_chan[GPIO_ISR_CHAN_NUMOF];
  
  int gpio_init(gpio_t pin, gpio_mode_t mode)
  {
      if ((unsigned int)pin > 31)
          return -1;
  
      /* enable GPIO clock */
      PRCM->PDCTL0 |= PDCTL0_PERIPH_ON;
      while(!(PRCM->PDSTAT0 & PDSTAT0_PERIPH_ON)) ;
      PRCM->GPIOCLKGR |= 1;
      PRCM->CLKLOADCTL |= CLKLOADCTL_LOAD;
      while (!(PRCM->CLKLOADCTL & CLKLOADCTL_LOADDONE)) ;
  
      /* configure the GPIO mode */
      IOC->CFG[pin] = mode;
      GPIO->DOE &= ~(1 << pin);
      GPIO->DOE |= ((~(mode >> DOE_SHIFT) & 0x1) << pin);
  
      return 0;
  }
  
  int gpio_init_int(gpio_t pin, gpio_mode_t mode, gpio_flank_t flank,
                     gpio_cb_t cb, void *arg)
  {
      int init = gpio_init(pin, mode);
      if (init != 0)
          return init;
  
      NVIC_EnableIRQ(EDGE_DETECT_IRQN);
  
      IOC->CFG[pin] |= flank;
  
      gpio_chan[pin].cb = cb;
      gpio_chan[pin].arg = arg;
  
      /* clears the interrupt flag */
      GPIO->EVFLAGS |= (1 << pin);
  
      gpio_irq_enable(pin);
  
      return 0;
  }
  
  void gpio_irq_enable(gpio_t pin)
  {
      IOC->CFG[pin] |= IOCFG_EDGEIRQ_ENABLE;
  }
  
  void gpio_irq_disable(gpio_t pin)
  {
      IOC->CFG[pin] &= ~IOCFG_EDGEIRQ_ENABLE;
  }
  
  int gpio_read(gpio_t pin)
  {
      if (GPIO->DOE & (1 << pin)) {
          return (GPIO->DOUT >> pin) & 1;
      }
      else {
          return (GPIO->DIN >> pin) & 1;
      }
  }
  
  void gpio_set(gpio_t pin)
  {
      GPIO->DOUTSET = (1 << pin);
  }
  
  void gpio_clear(gpio_t pin)
  {
      GPIO->DOUTCLR = (1 << pin);
  }
  
  void gpio_toggle(gpio_t pin)
  {
      GPIO->DOUTTGL = (1 << pin);
  }
  
  void gpio_write(gpio_t pin, int value)
  {
      if (value) {
          GPIO->DOUTSET = (1 << pin);
      } else {
          GPIO->DOUTCLR = (1 << pin);
      }
  }
  
  void isr_edge(void)
  {
      for (unsigned pin = 0; pin < GPIO_ISR_CHAN_NUMOF; pin++) {
          /* doc claims EVFLAGS will only be set for pins that have edge detection enabled */
          if (GPIO->EVFLAGS & (1 << pin)) {
              GPIO->EVFLAGS |= (1 << pin);
              gpio_chan[pin].cb(gpio_chan[pin].arg);
          }
      }
      cortexm_isr_end();
  }