Blame view

RIOT/boards/remote-revb/include/periph_conf.h 3.1 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
  /*
   * Copyright (C) 2014 Freie Universitรคt Berlin
   * Copyright (C) 2015 Zolertia SL
   *               2017 HAW Hamburg
   *
   * This file is subject to the terms and conditions of the GNU Lesser General
   * Public License v2.1. See the file LICENSE in the top level directory for more
   * details.
   */
  
  /**
   * @ingroup     boards_remote-revb
   * @{
   *
   * @file
   * @brief       Peripheral MCU configuration for the RE-Mote board revision B
   *
   * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
   * @author      Antonio Lignan <alinan@zolertia.com>
   * @author      Sebastian Meiling <s@mlng.net>
   */
  
  #ifndef PERIPH_CONF_H
  #define PERIPH_CONF_H
  
  #include "cc2538_gpio.h"
  #include "periph_cpu.h"
  #include "periph_common.h"
  
  #ifdef __cplusplus
   extern "C" {
  #endif
  
  /**
   * @name UART configuration
   * @{
   */
  #define UART_NUMOF          (1U)
  #define UART_0_EN           1
  #define UART_IRQ_PRIO       1
  
  /* UART 0 device configuration */
  #define UART_0_DEV          UART0
  #define UART_0_IRQ          UART0_IRQn
  #define UART_0_ISR          isr_uart0
  /* UART 0 pin configuration */
  #define UART_0_TX_PIN       GPIO_PA1
  #define UART_0_RX_PIN       GPIO_PA0
  
  /** @} */
  
  /**
   * @name I2C configuration
   * @{
   */
  #define I2C_NUMOF               1
  #define I2C_0_EN                1
  #define I2C_IRQ_PRIO            1
  
  /* I2C 0 device configuration */
  #define I2C_0_DEV               0
  #define I2C_0_IRQ               I2C_IRQn
  #define I2C_0_IRQ_HANDLER       isr_i2c
  #define I2C_0_SCL_PIN           GPIO_PC3
  #define I2C_0_SDA_PIN           GPIO_PC2
  
  static const i2c_conf_t i2c_config[I2C_NUMOF] = {
      {
          .scl_pin = I2C_0_SCL_PIN,
          .sda_pin = I2C_0_SDA_PIN,
      },
  };
  /** @} */
  
  /**
   * @brief   Pre-calculated clock divider values based on a CLOCK_CORECLOCK (32MHz)
   *
   * Calculated with (CPSR * (SCR + 1)) = (CLOCK_CORECLOCK / bus_freq), where
   * 1 < CPSR < 255 and
   * 0 < SCR  < 256
   */
  static const spi_clk_conf_t spi_clk_config[] = {
      { .cpsr = 10, .scr = 31 },  /* 100khz */
      { .cpsr =  2, .scr = 39 },  /* 400khz */
      { .cpsr =  2, .scr = 15 },  /* 1MHz */
      { .cpsr =  2, .scr =  2 },  /* ~4.5MHz */
      { .cpsr =  2, .scr =  1 }   /* ~10.7MHz */
  };
  
  /**
   * @name SPI configuration
   * @{
   */
  static const spi_conf_t spi_config[] = {
      {
          .dev      = SSI0,
          .mosi_pin = GPIO_PB1,
          .miso_pin = GPIO_PB3,
          .sck_pin  = GPIO_PB2,
          .cs_pin   = GPIO_PB5
      },
      {
          .dev      = SSI1,
          .mosi_pin = GPIO_PC5,
          .miso_pin = GPIO_PC6,
          .sck_pin  = GPIO_PC4,
          .cs_pin   = GPIO_PA7
      }
  };
  #define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))
  /** @} */
  
  /**
   * @name ADC configuration
   * @{
   */
  #define SOC_ADC_ADCCON_REF  SOC_ADC_ADCCON_REF_AVDD5
  
  static const adc_conf_t adc_config[] = {
      GPIO_PIN(0, 5), /**< GPIO_PA5 = ADC1_PIN */
      GPIO_PIN(0, 4), /**< GPIO_PA4 = ADC2_PIN */
      /* voltage divider with 5/3 relationship to allow 5V sensors */
      GPIO_PIN(0, 2), /**< GPIO_PA2 = ADC3_PIN */
  };
  
  #define ADC_NUMOF           (sizeof(adc_config) / sizeof(adc_config[0]))
  /** @} */
  
  #ifdef __cplusplus
  } /* end extern "C" */
  #endif
  
  #endif /* PERIPH_CONF_H */
  /** @} */