Blame view

RIOT/boards/udoo/include/periph_conf.h 2.94 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
   /*
   * Copyright (C) 2014-2015 Freie Universitรคt Berlin
   *
   * This file is subject to the terms and conditions of the GNU Lesser
   * General Public License v2.1. See the file LICENSE in the top level
   * directory for more details.
   */
  
  /**
   * @ingroup     boards_udoo
   * @{
   *
   * @file
   * @brief       Peripheral MCU configuration for the UDOO board
   *
   * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
   */
  
  #ifndef PERIPH_CONF_H
  #define PERIPH_CONF_H
  
  #include "periph_cpu.h"
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**
   * @name    Clock configuration
   * @{
   */
  /* targeted system core clock */
  #define CLOCK_CORECLOCK     (84000000UL)
  /* external oscillator clock */
  #define CLOCK_EXT_OSC       (12000000UL)
  /* define PLL configuration
   *
   * The values must fulfill this equation:
   * CORECLOCK = (EXT_OCS / PLL_DIV) * (PLL_MUL + 1)
   */
  #define CLOCK_PLL_MUL       (83)
  #define CLOCK_PLL_DIV       (12)
  
  /* number of wait states before flash read and write operations */
  #define CLOCK_FWS           (4)         /* 4 is save for 84MHz */
  /** @} */
  
  /**
   * @name    Timer peripheral configuration
   * @{
   */
  static const timer_conf_t timer_config[] = {
      /* dev, channel 0 ID */
      { TC0, ID_TC0 },
      { TC1, ID_TC3 },
  };
  
  #define TIMER_0_ISR         isr_tc0
  #define TIMER_1_ISR         isr_tc3
  
  #define TIMER_NUMOF         (sizeof(timer_config) / sizeof(timer_config[0]))
  /** @} */
  
  /**
   * @name    UART configuration
   * @{
   */
  static const uart_conf_t uart_config[] = {
      {
          .dev    = (Uart *)UART,
          .rx_pin = GPIO_PIN(PA, 8),
          .tx_pin = GPIO_PIN(PA, 9),
          .mux    = GPIO_MUX_A,
          .pmc_id = ID_UART,
          .irqn   = UART_IRQn
      },
      {
          .dev    = (Uart *)USART0,
          .rx_pin = GPIO_PIN(PA, 10),
          .tx_pin = GPIO_PIN(PA, 11),
          .mux    = GPIO_MUX_A,
          .pmc_id = ID_USART0,
          .irqn   = USART0_IRQn
      },
      {
          .dev    = (Uart *)USART1,
          .rx_pin = GPIO_PIN(PA, 12),
          .tx_pin = GPIO_PIN(PA, 13),
          .mux    = GPIO_MUX_A,
          .pmc_id = ID_USART1,
          .irqn   = USART1_IRQn
      },
      {
          .dev    = (Uart *)USART3,
          .rx_pin = GPIO_PIN(PD, 5),
          .tx_pin = GPIO_PIN(PD, 4),
          .mux    = GPIO_MUX_B,
          .pmc_id = ID_USART3,
          .irqn   = USART3_IRQn
      }
  };
  
  /* define interrupt vectors */
  #define UART_0_ISR          isr_uart
  #define UART_1_ISR          isr_usart0
  #define UART_2_ISR          isr_usart1
  #define UART_3_ISR          isr_usart3
  
  #define UART_NUMOF          (sizeof(uart_config) / sizeof(uart_config[0]))
  /** @} */
  
  /**
  * @name    SPI configuration
  * @{
  */
  static const spi_conf_t spi_config[] = {
      {
          .dev   = SPI0,
          .id    = ID_SPI0,
          .clk   = GPIO_PIN(PA, 25),
          .mosi  = GPIO_PIN(PA, 26),
          .miso  = GPIO_PIN(PA, 27),
          .mux   = GPIO_MUX_A
      }
  };
  
  #define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))
  /** @} */
  
  #ifdef __cplusplus
  }
  #endif
  
  #endif /* PERIPH_CONF_H */
  /** @} */