Blame view

RIOT/boards/msba2-common/tools/src/control_2xxx.c 2 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
  /*
   * LPC 2000 Loader, http://www.pjrc.com/arm/lpc2k_pgm
   * Copyright (c) 2004, PJRC.COM, LLC, <paul@pjrc.com>
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License as published by the
   * Free Software Foundation; version 2 of the License.
   *
   * This program is distributed in the hope that it will be useful, but
   * WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General
   * Public License for more details.
   *
   * You should have received a copy of the GNU General Public License along
   * with this program; if not, write to the Free Software Foundation, Inc.,
   * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
   */
  
  #include "control_2xxx.h"
  
  #include <stdio.h>
  #include <time.h>
  #include <unistd.h>
  
  #include "serial.h"
  
  void hard_reset_to_bootloader(void)
  {
      /*  Use this lines for flashing a node with interrupted DTR line */
      /*  printf("Press Reset - confirm with anykey\n");
      getchar();
      */
      printf("Reset CPU (into bootloader)\r\n");
      set_rts(1);     // RTS (ttl level) connects to P0.14
      /* the next two lines should be commented for the prepared node */
      set_dtr(1);     // DTR (ttl level) connects to RST
      send_break_signal();    // or break detect circuit to RST
      usleep(75000);
      /*  Use this lines for flashing a node with interrupted DTR line */
      /* printf("Release Reset - confirm with anykey\n");
      getchar();
      */
      set_dtr(0);     // allow the CPU to run:
      set_baud(baud_rate);
      set_rts(1);     // set RTS again (as it has been reset by set_baudrate)
      usleep(40000);
  }
  
  void hard_reset_to_user_code(void)
  {
      printf("Reset CPU (into user code)\r\n");
      set_rts(0);     // RTS (ttl level) connects to P0.14
      set_dtr(1);     // DTR (ttl level) connects to RST
      send_break_signal();    // or break detect circuit to RST
      usleep(75000);
      set_dtr(0);     // allow the CPU to run
      usleep(40000);
  }