Blame view

RIOT/cpu/ezr32wg/include/vendor/ezr32wg330f256r60.h 25.5 KB
a752c7ab   elopes   add first test an...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
  /**************************************************************************//**
   * @file ezr32wg330f256r60.h
   * @brief CMSIS Cortex-M Peripheral Access Layer Header File
   *        for EZR32WG330F256R60
   * @version 4.0.0
   ******************************************************************************
   * @section License
   * <b>(C) Copyright 2015 Silicon Laboratories, Inc. http://www.silabs.com</b>
   ******************************************************************************
   *
   * Permission is granted to anyone to use this software for any purpose,
   * including commercial applications, and to alter it and redistribute it
   * freely, subject to the following restrictions:
   *
   * 1. The origin of this software must not be misrepresented; you must not
   *    claim that you wrote the original software.@n
   * 2. Altered source versions must be plainly marked as such, and must not be
   *    misrepresented as being the original software.@n
   * 3. This notice may not be removed or altered from any source distribution.
   *
   * DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc.
   * has no obligation to support this Software. Silicon Laboratories, Inc. is
   * providing the Software "AS IS", with no express or implied warranties of any
   * kind, including, but not limited to, any implied warranties of
   * merchantability or fitness for any particular purpose or warranties against
   * infringement of any proprietary rights of a third party.
   *
   * Silicon Laboratories, Inc. will not be liable for any consequential,
   * incidental, or special damages, or any other relief, or for any claim by
   * any third party, arising from your use of this Software.
   *
   *****************************************************************************/
  
  #ifndef SILICON_LABS_EZR32WG330F256R60_H__
  #define SILICON_LABS_EZR32WG330F256R60_H__
  
  #ifdef __cplusplus
  extern "C" {
  #endif
  
  /**************************************************************************//**
   * @addtogroup Parts
   * @{
   *****************************************************************************/
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60 EZR32WG330F256R60
   * @{
   *****************************************************************************/
  
  /** Interrupt Number Definition */
  typedef enum IRQn
  {
  /******  Cortex-M4 Processor Exceptions Numbers *******************************************/
    NonMaskableInt_IRQn   = -14,              /*!< 2 Cortex-M4 Non Maskable Interrupt       */
    HardFault_IRQn        = -13,              /*!< 3 Cortex-M4 Hard Fault Interrupt         */
    MemoryManagement_IRQn = -12,              /*!< 4 Cortex-M4 Memory Management Interrupt  */
    BusFault_IRQn         = -11,              /*!< 5 Cortex-M4 Bus Fault Interrupt          */
    UsageFault_IRQn       = -10,              /*!< 6 Cortex-M4 Usage Fault Interrupt        */
    SVCall_IRQn           = -5,               /*!< 11 Cortex-M4 SV Call Interrupt           */
    DebugMonitor_IRQn     = -4,               /*!< 12 Cortex-M4 Debug Monitor Interrupt     */
    PendSV_IRQn           = -2,               /*!< 14 Cortex-M4 Pend SV Interrupt           */
    SysTick_IRQn          = -1,               /*!< 15 Cortex-M4 System Tick Interrupt       */
  
  /******  EZR32WG Peripheral Interrupt Numbers *********************************************/
    DMA_IRQn              = 0,  /*!< 16+0 EZR32 DMA Interrupt */
    GPIO_EVEN_IRQn        = 1,  /*!< 16+1 EZR32 GPIO_EVEN Interrupt */
    TIMER0_IRQn           = 2,  /*!< 16+2 EZR32 TIMER0 Interrupt */
    USARTRF0_RX_IRQn      = 3,  /*!< 16+3 EZR32 USARTRF0_RX Interrupt */
    USARTRF0_TX_IRQn      = 4,  /*!< 16+4 EZR32 USARTRF0_TX Interrupt */
    USB_IRQn              = 5,  /*!< 16+5 EZR32 USB Interrupt */
    ACMP0_IRQn            = 6,  /*!< 16+6 EZR32 ACMP0 Interrupt */
    ADC0_IRQn             = 7,  /*!< 16+7 EZR32 ADC0 Interrupt */
    DAC0_IRQn             = 8,  /*!< 16+8 EZR32 DAC0 Interrupt */
    I2C0_IRQn             = 9,  /*!< 16+9 EZR32 I2C0 Interrupt */
    I2C1_IRQn             = 10, /*!< 16+10 EZR32 I2C1 Interrupt */
    GPIO_ODD_IRQn         = 11, /*!< 16+11 EZR32 GPIO_ODD Interrupt */
    TIMER1_IRQn           = 12, /*!< 16+12 EZR32 TIMER1 Interrupt */
    TIMER2_IRQn           = 13, /*!< 16+13 EZR32 TIMER2 Interrupt */
    TIMER3_IRQn           = 14, /*!< 16+14 EZR32 TIMER3 Interrupt */
    USART1_RX_IRQn        = 15, /*!< 16+15 EZR32 USART1_RX Interrupt */
    USART1_TX_IRQn        = 16, /*!< 16+16 EZR32 USART1_TX Interrupt */
    LESENSE_IRQn          = 17, /*!< 16+17 EZR32 LESENSE Interrupt */
    USART2_RX_IRQn        = 18, /*!< 16+18 EZR32 USART2_RX Interrupt */
    USART2_TX_IRQn        = 19, /*!< 16+19 EZR32 USART2_TX Interrupt */
    UART0_RX_IRQn         = 20, /*!< 16+20 EZR32 UART0_RX Interrupt */
    UART0_TX_IRQn         = 21, /*!< 16+21 EZR32 UART0_TX Interrupt */
    UART1_RX_IRQn         = 22, /*!< 16+22 EZR32 UART1_RX Interrupt */
    UART1_TX_IRQn         = 23, /*!< 16+23 EZR32 UART1_TX Interrupt */
    LEUART0_IRQn          = 24, /*!< 16+24 EZR32 LEUART0 Interrupt */
    LEUART1_IRQn          = 25, /*!< 16+25 EZR32 LEUART1 Interrupt */
    LETIMER0_IRQn         = 26, /*!< 16+26 EZR32 LETIMER0 Interrupt */
    PCNT0_IRQn            = 27, /*!< 16+27 EZR32 PCNT0 Interrupt */
    PCNT1_IRQn            = 28, /*!< 16+28 EZR32 PCNT1 Interrupt */
    PCNT2_IRQn            = 29, /*!< 16+29 EZR32 PCNT2 Interrupt */
    RTC_IRQn              = 30, /*!< 16+30 EZR32 RTC Interrupt */
    BURTC_IRQn            = 31, /*!< 16+31 EZR32 BURTC Interrupt */
    CMU_IRQn              = 32, /*!< 16+32 EZR32 CMU Interrupt */
    VCMP_IRQn             = 33, /*!< 16+33 EZR32 VCMP Interrupt */
    MSC_IRQn              = 35, /*!< 16+35 EZR32 MSC Interrupt */
    AES_IRQn              = 36, /*!< 16+36 EZR32 AES Interrupt */
    EMU_IRQn              = 38, /*!< 16+38 EZR32 EMU Interrupt */
    FPUEH_IRQn            = 39, /*!< 16+39 EZR32 FPUEH Interrupt */
  } IRQn_Type;
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_Core EZR32WG330F256R60 Core
   * @{
   * @brief Processor and Core Peripheral Section
   *****************************************************************************/
  #define __MPU_PRESENT             1 /**< Presence of MPU  */
  #define __FPU_PRESENT             1 /**< Presence of FPU  */
  #define __NVIC_PRIO_BITS          3 /**< NVIC interrupt priority bits */
  #define __Vendor_SysTickConfig    0 /**< Is 1 if different SysTick counter is used */
  
  /** @} End of group EZR32WG330F256R60_Core */
  
  /**************************************************************************//**
  * @defgroup EZR32WG330F256R60_Part EZR32WG330F256R60 Part
  * @{
  ******************************************************************************/
  
  /** Part family */
  #define _EFM32_WONDER_FAMILY            1 /**< Wonder Gecko EFM32WG MCU Family */
  #define _EFM_DEVICE                       /**< Silicon Labs EFM-type microcontroller */
  #define _EZR32_WONDER_FAMILY            1 /**< Wonder Gecko EZR32WG MCU Family */
  #define _EZR_DEVICE                       /**< Silicon Labs EZR-type microcontroller */
  #define _SILICON_LABS_32B_PLATFORM_1      /**< Silicon Labs platform name */
  #define _SILICON_LABS_32B_PLATFORM      1 /**< Silicon Labs platform name */
  
  /* If part number is not defined as compiler option, define it */
  #if !defined(EZR32WG330F256R60)
  #define EZR32WG330F256R60    1 /**< EZR Wonder Gecko Part  */
  #endif
  
  /** Configure part number */
  #define PART_NUMBER          "EZR32WG330F256R60" /**< Part Number */
  
  /** Memory Base addresses and limits */
  #define FLASH_MEM_BASE       ((uint32_t) 0x0UL)        /**< FLASH base address  */
  #define FLASH_MEM_SIZE       ((uint32_t) 0x10000000UL) /**< FLASH available address space  */
  #define FLASH_MEM_END        ((uint32_t) 0xFFFFFFFUL)  /**< FLASH end address  */
  #define FLASH_MEM_BITS       ((uint32_t) 0x28UL)       /**< FLASH used bits  */
  #define AES_MEM_BASE         ((uint32_t) 0x400E0000UL) /**< AES base address  */
  #define AES_MEM_SIZE         ((uint32_t) 0x400UL)      /**< AES available address space  */
  #define AES_MEM_END          ((uint32_t) 0x400E03FFUL) /**< AES end address  */
  #define AES_MEM_BITS         ((uint32_t) 0x10UL)       /**< AES used bits  */
  #define USBC_MEM_BASE        ((uint32_t) 0x40100000UL) /**< USBC base address  */
  #define USBC_MEM_SIZE        ((uint32_t) 0x40000UL)    /**< USBC available address space  */
  #define USBC_MEM_END         ((uint32_t) 0x4013FFFFUL) /**< USBC end address  */
  #define USBC_MEM_BITS        ((uint32_t) 0x18UL)       /**< USBC used bits  */
  #define PER_MEM_BASE         ((uint32_t) 0x40000000UL) /**< PER base address  */
  #define PER_MEM_SIZE         ((uint32_t) 0xE0000UL)    /**< PER available address space  */
  #define PER_MEM_END          ((uint32_t) 0x400DFFFFUL) /**< PER end address  */
  #define PER_MEM_BITS         ((uint32_t) 0x20UL)       /**< PER used bits  */
  #define RAM_MEM_BASE         ((uint32_t) 0x20000000UL) /**< RAM base address  */
  #define RAM_MEM_SIZE         ((uint32_t) 0x40000UL)    /**< RAM available address space  */
  #define RAM_MEM_END          ((uint32_t) 0x2003FFFFUL) /**< RAM end address  */
  #define RAM_MEM_BITS         ((uint32_t) 0x18UL)       /**< RAM used bits  */
  #define RAM_CODE_MEM_BASE    ((uint32_t) 0x10000000UL) /**< RAM_CODE base address  */
  #define RAM_CODE_MEM_SIZE    ((uint32_t) 0x20000UL)    /**< RAM_CODE available address space  */
  #define RAM_CODE_MEM_END     ((uint32_t) 0x1001FFFFUL) /**< RAM_CODE end address  */
  #define RAM_CODE_MEM_BITS    ((uint32_t) 0x17UL)       /**< RAM_CODE used bits  */
  
  /** Bit banding area */
  #define BITBAND_PER_BASE     ((uint32_t) 0x42000000UL) /**< Peripheral Address Space bit-band area */
  #define BITBAND_RAM_BASE     ((uint32_t) 0x22000000UL) /**< SRAM Address Space bit-band area */
  
  /** Flash and SRAM limits for EZR32WG330F256R60 */
  #define FLASH_BASE           (0x00000000UL) /**< Flash Base Address */
  #define FLASH_SIZE           (0x00040000UL) /**< Available Flash Memory */
  #define FLASH_PAGE_SIZE      2048           /**< Flash Memory page size */
  #define SRAM_BASE            (0x20000000UL) /**< SRAM Base Address */
  #define SRAM_SIZE            (0x00008000UL) /**< Available SRAM Memory */
  #define __CM4_REV            0x001          /**< Cortex-M4 Core revision r0p1 */
  #define PRS_CHAN_COUNT       12             /**< Number of PRS channels */
  #define DMA_CHAN_COUNT       12             /**< Number of DMA channels */
  
  /** AF channels connect the different on-chip peripherals with the af-mux */
  #define AFCHAN_MAX           84
  #define AFCHANLOC_MAX        7
  /** Analog AF channels */
  #define AFACHAN_MAX          48
  
  /* Part number capabilities */
  
  #define USARTRF_PRESENT           /**< USARTRF is available in this part */
  #define USARTRF_COUNT           1 /**< 1 USARTRFs available  */
  #define USART_PRESENT             /**< USART is available in this part */
  #define USART_COUNT             2 /**< 2 USARTs available  */
  #define UART_PRESENT              /**< UART is available in this part */
  #define UART_COUNT              2 /**< 2 UARTs available  */
  #define TIMER_PRESENT             /**< TIMER is available in this part */
  #define TIMER_COUNT             4 /**< 4 TIMERs available  */
  #define ACMP_PRESENT              /**< ACMP is available in this part */
  #define ACMP_COUNT              2 /**< 2 ACMPs available  */
  #define LEUART_PRESENT            /**< LEUART is available in this part */
  #define LEUART_COUNT            2 /**< 2 LEUARTs available  */
  #define LETIMER_PRESENT           /**< LETIMER is available in this part */
  #define LETIMER_COUNT           1 /**< 1 LETIMERs available  */
  #define PCNT_PRESENT              /**< PCNT is available in this part */
  #define PCNT_COUNT              3 /**< 3 PCNTs available  */
  #define I2C_PRESENT               /**< I2C is available in this part */
  #define I2C_COUNT               2 /**< 2 I2Cs available  */
  #define ADC_PRESENT               /**< ADC is available in this part */
  #define ADC_COUNT               1 /**< 1 ADCs available  */
  #define DAC_PRESENT               /**< DAC is available in this part */
  #define DAC_COUNT               1 /**< 1 DACs available  */
  #define DMA_PRESENT
  #define DMA_COUNT               1
  #define AES_PRESENT
  #define AES_COUNT               1
  #define USBC_PRESENT
  #define USBC_COUNT              1
  #define USB_PRESENT
  #define USB_COUNT               1
  #define LE_PRESENT
  #define LE_COUNT                1
  #define MSC_PRESENT
  #define MSC_COUNT               1
  #define EMU_PRESENT
  #define EMU_COUNT               1
  #define RMU_PRESENT
  #define RMU_COUNT               1
  #define CMU_PRESENT
  #define CMU_COUNT               1
  #define LESENSE_PRESENT
  #define LESENSE_COUNT           1
  #define FPUEH_PRESENT
  #define FPUEH_COUNT             1
  #define RTC_PRESENT
  #define RTC_COUNT               1
  #define GPIO_PRESENT
  #define GPIO_COUNT              1
  #define VCMP_PRESENT
  #define VCMP_COUNT              1
  #define PRS_PRESENT
  #define PRS_COUNT               1
  #define BU_PRESENT
  #define BU_COUNT                1
  #define BURTC_PRESENT
  #define BURTC_COUNT             1
  #define HFXTAL_PRESENT
  #define HFXTAL_COUNT            1
  #define LFXTAL_PRESENT
  #define LFXTAL_COUNT            1
  #define WDOG_PRESENT
  #define WDOG_COUNT              1
  #define DBG_PRESENT
  #define DBG_COUNT               1
  #define ETM_PRESENT
  #define ETM_COUNT               1
  #define BOOTLOADER_PRESENT
  #define BOOTLOADER_COUNT        1
  #define ANALOG_PRESENT
  #define ANALOG_COUNT            1
  #define RF_PRESENT
  #define RF_COUNT                1
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_RF_Interface EZR32WG330F256R60 RF_Interface
   * @brief MCU port/pins used for RF interface.
   * @{
   *****************************************************************************/
  #define RF_USARTRF_LOCATION     0     /**< RF SPI-port (USART) location number. */
  #define RF_USARTRF_CS_PORT      4     /**< Bit banged RF SPI CS GPIO port no.   */
  #define RF_USARTRF_CS_PIN       9     /**< Bit banged RF SPI CS GPIO pin number.*/
  #define RF_USARTRF_CLK_PORT     4     /**< RF SPI CLK GPIO port number.      */
  #define RF_USARTRF_CLK_PIN      12    /**< RF SPI CLK GPIO pin number.       */
  #define RF_USARTRF_MISO_PORT    4     /**< RF SPI MISO GPIO port number.     */
  #define RF_USARTRF_MISO_PIN     11    /**< RF SPI MISO GPIO pin number.      */
  #define RF_USARTRF_MOSI_PORT    4     /**< RF SPI MOSI GPIO port number.     */
  #define RF_USARTRF_MOSI_PIN     10    /**< RF SPI MOSI GPIO pin number.      */
  #define RF_INT_PORT             4     /**< RF interrupt GPIO port number.    */
  #define RF_INT_PIN              13    /**< RF interrupt GPIO pin number.     */
  #define RF_GPIO0_PORT           0     /**< RF GPIO0 GPIO port number.        */
  #define RF_GPIO0_PIN            15    /**< RF GPIO0 GPIO pin number.         */
  #define RF_GPIO1_PORT           4     /**< RF GPIO1 GPIO port number.        */
  #define RF_GPIO1_PIN            14    /**< RF GPIO1 GPIO pin number.         */
  #define RF_SDN_PORT             4     /**< RF SDN GPIO port number.          */
  #define RF_SDN_PIN              8     /**< RF SDN GPIO pin number.           */
  
  /** @} End of group EZR32WG330F256R60_RF_Interface */
  
  #include "core_cm4.h"       /* Cortex-M4 processor and core peripherals */
  
  /** @} End of group EZR32WG330F256R60_Part */
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_Peripheral_TypeDefs EZR32WG330F256R60 Peripheral TypeDefs
   * @{
   * @brief Device Specific Peripheral Register Structures
   *****************************************************************************/
  
  #include "ezr32wg_dma_ch.h"
  #include "ezr32wg_dma.h"
  #include "ezr32wg_aes.h"
  #include "ezr32wg_usb_hc.h"
  #include "ezr32wg_usb_diep.h"
  #include "ezr32wg_usb_doep.h"
  #include "ezr32wg_usb.h"
  #include "ezr32wg_msc.h"
  #include "ezr32wg_emu.h"
  #include "ezr32wg_rmu.h"
  #include "ezr32wg_cmu.h"
  #include "ezr32wg_lesense_st.h"
  #include "ezr32wg_lesense_buf.h"
  #include "ezr32wg_lesense_ch.h"
  #include "ezr32wg_lesense.h"
  #include "ezr32wg_fpueh.h"
  #include "ezr32wg_usart.h"
  #include "ezr32wg_timer_cc.h"
  #include "ezr32wg_timer.h"
  #include "ezr32wg_acmp.h"
  #include "ezr32wg_leuart.h"
  #include "ezr32wg_rtc.h"
  #include "ezr32wg_letimer.h"
  #include "ezr32wg_pcnt.h"
  #include "ezr32wg_i2c.h"
  #include "ezr32wg_gpio_p.h"
  #include "ezr32wg_gpio.h"
  #include "ezr32wg_vcmp.h"
  #include "ezr32wg_prs_ch.h"
  #include "ezr32wg_prs.h"
  #include "ezr32wg_adc.h"
  #include "ezr32wg_dac.h"
  #include "ezr32wg_burtc_ret.h"
  #include "ezr32wg_burtc.h"
  #include "ezr32wg_wdog.h"
  #include "ezr32wg_etm.h"
  #include "ezr32wg_dma_descriptor.h"
  #include "ezr32wg_devinfo.h"
  #include "ezr32wg_romtable.h"
  #include "ezr32wg_calibrate.h"
  
  /** @} End of group EZR32WG330F256R60_Peripheral_TypeDefs */
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_Peripheral_Base EZR32WG330F256R60 Peripheral Memory Map
   * @{
   *****************************************************************************/
  
  #define DMA_BASE          (0x400C2000UL) /**< DMA base address  */
  #define AES_BASE          (0x400E0000UL) /**< AES base address  */
  #define USB_BASE          (0x400C4000UL) /**< USB base address  */
  #define MSC_BASE          (0x400C0000UL) /**< MSC base address  */
  #define EMU_BASE          (0x400C6000UL) /**< EMU base address  */
  #define RMU_BASE          (0x400CA000UL) /**< RMU base address  */
  #define CMU_BASE          (0x400C8000UL) /**< CMU base address  */
  #define LESENSE_BASE      (0x4008C000UL) /**< LESENSE base address  */
  #define FPUEH_BASE        (0x400C1C00UL) /**< FPUEH base address  */
  #define USARTRF0_BASE     (0x4000C000UL) /**< USARTRF0 base address  */
  #define USART1_BASE       (0x4000C400UL) /**< USART1 base address  */
  #define USART2_BASE       (0x4000C800UL) /**< USART2 base address  */
  #define UART0_BASE        (0x4000E000UL) /**< UART0 base address  */
  #define UART1_BASE        (0x4000E400UL) /**< UART1 base address  */
  #define TIMER0_BASE       (0x40010000UL) /**< TIMER0 base address  */
  #define TIMER1_BASE       (0x40010400UL) /**< TIMER1 base address  */
  #define TIMER2_BASE       (0x40010800UL) /**< TIMER2 base address  */
  #define TIMER3_BASE       (0x40010C00UL) /**< TIMER3 base address  */
  #define ACMP0_BASE        (0x40001000UL) /**< ACMP0 base address  */
  #define ACMP1_BASE        (0x40001400UL) /**< ACMP1 base address  */
  #define LEUART0_BASE      (0x40084000UL) /**< LEUART0 base address  */
  #define LEUART1_BASE      (0x40084400UL) /**< LEUART1 base address  */
  #define RTC_BASE          (0x40080000UL) /**< RTC base address  */
  #define LETIMER0_BASE     (0x40082000UL) /**< LETIMER0 base address  */
  #define PCNT0_BASE        (0x40086000UL) /**< PCNT0 base address  */
  #define PCNT1_BASE        (0x40086400UL) /**< PCNT1 base address  */
  #define PCNT2_BASE        (0x40086800UL) /**< PCNT2 base address  */
  #define I2C0_BASE         (0x4000A000UL) /**< I2C0 base address  */
  #define I2C1_BASE         (0x4000A400UL) /**< I2C1 base address  */
  #define GPIO_BASE         (0x40006000UL) /**< GPIO base address  */
  #define VCMP_BASE         (0x40000000UL) /**< VCMP base address  */
  #define PRS_BASE          (0x400CC000UL) /**< PRS base address  */
  #define ADC0_BASE         (0x40002000UL) /**< ADC0 base address  */
  #define DAC0_BASE         (0x40004000UL) /**< DAC0 base address  */
  #define BURTC_BASE        (0x40081000UL) /**< BURTC base address  */
  #define WDOG_BASE         (0x40088000UL) /**< WDOG base address  */
  #define ETM_BASE          (0xE0041000UL) /**< ETM base address  */
  #define CALIBRATE_BASE    (0x0FE08000UL) /**< CALIBRATE base address */
  #define DEVINFO_BASE      (0x0FE081A8UL) /**< DEVINFO base address */
  #define ROMTABLE_BASE     (0xE00FFFD0UL) /**< ROMTABLE base address */
  #define LOCKBITS_BASE     (0x0FE04000UL) /**< Lock-bits page base address */
  #define USERDATA_BASE     (0x0FE00000UL) /**< User data page base address */
  
  /** @} End of group EZR32WG330F256R60_Peripheral_Base */
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_Peripheral_Declaration  EZR32WG330F256R60 Peripheral Declarations
   * @{
   *****************************************************************************/
  
  #define DMA          ((DMA_TypeDef *) DMA_BASE)             /**< DMA base pointer */
  #define AES          ((AES_TypeDef *) AES_BASE)             /**< AES base pointer */
  #define USB          ((USB_TypeDef *) USB_BASE)             /**< USB base pointer */
  #define MSC          ((MSC_TypeDef *) MSC_BASE)             /**< MSC base pointer */
  #define EMU          ((EMU_TypeDef *) EMU_BASE)             /**< EMU base pointer */
  #define RMU          ((RMU_TypeDef *) RMU_BASE)             /**< RMU base pointer */
  #define CMU          ((CMU_TypeDef *) CMU_BASE)             /**< CMU base pointer */
  #define LESENSE      ((LESENSE_TypeDef *) LESENSE_BASE)     /**< LESENSE base pointer */
  #define FPUEH        ((FPUEH_TypeDef *) FPUEH_BASE)         /**< FPUEH base pointer */
  #define USARTRF0     ((USART_TypeDef *) USARTRF0_BASE)      /**< USARTRF0 base pointer */
  #define USART1       ((USART_TypeDef *) USART1_BASE)        /**< USART1 base pointer */
  #define USART2       ((USART_TypeDef *) USART2_BASE)        /**< USART2 base pointer */
  #define UART0        ((USART_TypeDef *) UART0_BASE)         /**< UART0 base pointer */
  #define UART1        ((USART_TypeDef *) UART1_BASE)         /**< UART1 base pointer */
  #define TIMER0       ((TIMER_TypeDef *) TIMER0_BASE)        /**< TIMER0 base pointer */
  #define TIMER1       ((TIMER_TypeDef *) TIMER1_BASE)        /**< TIMER1 base pointer */
  #define TIMER2       ((TIMER_TypeDef *) TIMER2_BASE)        /**< TIMER2 base pointer */
  #define TIMER3       ((TIMER_TypeDef *) TIMER3_BASE)        /**< TIMER3 base pointer */
  #define ACMP0        ((ACMP_TypeDef *) ACMP0_BASE)          /**< ACMP0 base pointer */
  #define ACMP1        ((ACMP_TypeDef *) ACMP1_BASE)          /**< ACMP1 base pointer */
  #define LEUART0      ((LEUART_TypeDef *) LEUART0_BASE)      /**< LEUART0 base pointer */
  #define LEUART1      ((LEUART_TypeDef *) LEUART1_BASE)      /**< LEUART1 base pointer */
  #define RTC          ((RTC_TypeDef *) RTC_BASE)             /**< RTC base pointer */
  #define LETIMER0     ((LETIMER_TypeDef *) LETIMER0_BASE)    /**< LETIMER0 base pointer */
  #define PCNT0        ((PCNT_TypeDef *) PCNT0_BASE)          /**< PCNT0 base pointer */
  #define PCNT1        ((PCNT_TypeDef *) PCNT1_BASE)          /**< PCNT1 base pointer */
  #define PCNT2        ((PCNT_TypeDef *) PCNT2_BASE)          /**< PCNT2 base pointer */
  #define I2C0         ((I2C_TypeDef *) I2C0_BASE)            /**< I2C0 base pointer */
  #define I2C1         ((I2C_TypeDef *) I2C1_BASE)            /**< I2C1 base pointer */
  #define GPIO         ((GPIO_TypeDef *) GPIO_BASE)           /**< GPIO base pointer */
  #define VCMP         ((VCMP_TypeDef *) VCMP_BASE)           /**< VCMP base pointer */
  #define PRS          ((PRS_TypeDef *) PRS_BASE)             /**< PRS base pointer */
  #define ADC0         ((ADC_TypeDef *) ADC0_BASE)            /**< ADC0 base pointer */
  #define DAC0         ((DAC_TypeDef *) DAC0_BASE)            /**< DAC0 base pointer */
  #define BURTC        ((BURTC_TypeDef *) BURTC_BASE)         /**< BURTC base pointer */
  #define WDOG         ((WDOG_TypeDef *) WDOG_BASE)           /**< WDOG base pointer */
  #define ETM          ((ETM_TypeDef *) ETM_BASE)             /**< ETM base pointer */
  #define CALIBRATE    ((CALIBRATE_TypeDef *) CALIBRATE_BASE) /**< CALIBRATE base pointer */
  #define DEVINFO      ((DEVINFO_TypeDef *) DEVINFO_BASE)     /**< DEVINFO base pointer */
  #define ROMTABLE     ((ROMTABLE_TypeDef *) ROMTABLE_BASE)   /**< ROMTABLE base pointer */
  
  /** @} End of group EZR32WG330F256R60_Peripheral_Declaration */
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_BitFields EZR32WG330F256R60 Bit Fields
   * @{
   *****************************************************************************/
  
  #include "ezr32wg_prs_signals.h"
  #include "ezr32wg_dmareq.h"
  #include "ezr32wg_dmactrl.h"
  #include "ezr32wg_usartrf.h"
  #include "ezr32wg_uart.h"
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_UNLOCK EZR32WG330F256R60 Unlock Codes
   * @{
   *****************************************************************************/
  #define MSC_UNLOCK_CODE      0x1B71 /**< MSC unlock code */
  #define EMU_UNLOCK_CODE      0xADE8 /**< EMU unlock code */
  #define CMU_UNLOCK_CODE      0x580E /**< CMU unlock code */
  #define TIMER_UNLOCK_CODE    0xCE80 /**< TIMER unlock code */
  #define GPIO_UNLOCK_CODE     0xA534 /**< GPIO unlock code */
  #define BURTC_UNLOCK_CODE    0xAEE8 /**< BURTC unlock code */
  
  /** @} End of group EZR32WG330F256R60_UNLOCK */
  
  /** @} End of group EZR32WG330F256R60_BitFields */
  
  /**************************************************************************//**
   * @defgroup EZR32WG330F256R60_Alternate_Function EZR32WG330F256R60 Alternate Function
   * @{
   *****************************************************************************/
  
  #include "ezr32wg_af_ports.h"
  #include "ezr32wg_af_pins.h"
  
  /** @} End of group EZR32WG330F256R60_Alternate_Function */
  
  /**************************************************************************//**
   *  @brief Set the value of a bit field within a register.
   *
   *  @param REG
   *       The register to update
   *  @param MASK
   *       The mask for the bit field to update
   *  @param VALUE
   *       The value to write to the bit field
   *  @param OFFSET
   *       The number of bits that the field is offset within the register.
   *       0 (zero) means LSB.
   *****************************************************************************/
  #define SET_BIT_FIELD(REG, MASK, VALUE, OFFSET) \
    REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK));
  
  /** @} End of group EZR32WG330F256R60 */
  
  /** @} End of group Parts */
  
  #ifdef __cplusplus
  }
  #endif
  #endif /* SILICON_LABS_EZR32WG330F256R60_H__ */