bilalelhasnaoui / Travaux_pratiques_VHDL

Blame view

TP_VGA/TP_VGA.runs/.jobs/vrs_config_1.xml 345 Bytes
Edit Raw Normal View History
231d00d3   bilalelhasnaoui   Les deux applicat... 
1
2
3
4
5
6
7
8
 
  <?xml version="1.0"?>

  <Runs Version="1" Minor="0">

  	<Run Id="clk_wiz_0_synth_1" LaunchDir="C:/Users/profil/Desktop/SeanceTP2_VHDL/TP_VGA/TP_VGA.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>

  	<Parameters>

  		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>

  	</Parameters>

  </Runs>